
SHARP

New Satellite W1Ø
PROGRAMMABLE CONTROLLER
User's Manual - 2



SHARP CORPORATION

Contents

	User's	Manual Page	2
9-2	Bit processing	105	
	Description of basic instructions		
[1]	STR/OUT	107	
[2]	STR NOT	109	
[3]	AND	109	
[4]	AND NOT	110	
[5]	OR	111	
[6]	OR NOT	111.	
[7]	AND STR	112	
[8]	OR STR	113	
[9]	TMR	114	
[10]	CNT	116	
9-4	Ladder design cautionary notes	119	-
[1]	Relay circuit that needs revision	119	
[2]	Input and output batch processing	122	
[3]	Influence by the sequence of programming	123	
[4]	-	- 125	
[5]	Programming serial/parallel circuit	126	
	Application instruction cautionary notes	- 128	
9-3 [1]		- 128	
[2]		- 132	
[3]	and attack register	- 133	
[4]		- 137	
[5]	1 53	- 138	
[6]		- 142	
[7]		- 145	
	Description of application instruction		
<i>J</i> , 0	F-00 Transfer one byte data	- 150	
	F-01 Transfer BCD constant	- 151	
	F-03 Convert BCD into binary	the state of the s	
	n 0/ Convert hipary into RCD	- 153°	
	F-07 Transfer decimal constant	154	

			Pag
•	F-08	Transfer octal constant	159
	F-10	Add registers (BCD 2-digit)	* ***
	Fc10	Add register with 2-digit BCD constant	15
	F-11	Subtract register by register in BCD 2 digits	16
	Fcll	Subtract register by 2-digit BCD constant	16
	F-12	Compare registers	16
	Fc12	Compare register with constant	16
	F-13	AND registers	
	Fc13	AND register with constant	16
	F-14	OR registers	16
	Fc14	OR register with constant	170
	F-30	Set master control	17
·	F-31	Reset master control	17
	F-40	End instruction	17
	F-41	Set jump control	17
	F-42	Reset jump control	17
	F-43	Complement bit	180
	F-44	Differentiate at ON	18
. ,	F-45	Differentiate at OFF	183
!	F-52	Decode to 7-segment data	18
	F-55	Swap high order 4 bits with low order 4 bits	18
	F-60	Shift register bidirectional	18
£	F-62	Set up/down counter	19
•	F-70	Transfer n-byte in batch	19
	F-71	Transfer octal constant in batch	19
	§ 10	How to use support tools	19!
	1	O-l programmer (ZW-lOPGl)	195
,	1	0-2 Ladder Processor (Z-100LP1)	198
	1	0-3 Ladder Processor II (Z-100LP2)	199
	1	0-4 CF Loader (ZW-100CF1)	200


£1. 1

		Page
11-1 F	Basic instruction applied circuit	203
[1]	Ever-on circuit	203
[2]	Circuit from which a single pulse is generated at power on	203
[3]	Oscillation circuit	204
[4]	Rise edge differentiation	
[5]	Fall edge differentiation	207
[6]	Self-hold circuit (with reset in priority)	207
[7]	Self-hold circuit (with set in priority)	208
[8]	Priority circuit	209
[9]	Alternate circuit	
[10]	n-bit shift register	
11-2	Timer application circuit	
[1]	On delay timer	
[2]	Off delay timer	213
[3]	On/off delay timer	214
[4]	One shot timer at the input rise edge (1)	
[5]	One shot timer at the input rise edge (2)	
[6]	One shot timer at the input fall edge	215
[7]	One shot timer at rise/fall edge	216
[8]	On delay one shot timer	217
[9]	Equispace pulse generation circuit	217
[10]	Duty variable pulse generator circuit (1)	218
[11]	Duty variable pulse generator circuit (2)	219
[12]	Long time timer (1)	219
[13]	Long time timer (2)	
11-3	Counter applications	220
[1]	Large capacity counter (1)	220
[2]_	Large capacity counter (2)	221
11-4 I	Data processing instruction applications	
[1]	Register clear	
[2]	Masking data	
[3]	Bit insertion	
[4]	Decomposition of a number	
[5]	Composition of a number	
[6]	Comparison with preset value	
[7]	Window comparator	
[8]	Comparator circuit having undetectable zone	227

		Page
[e]	Timer that has multiple number of set points	228
[10]	Obtaining the result by the signed absolute value	229
[11]	Timer current value external output	2,30
[12]	Counter current value external output	232
[13]	Input of timer preset value from an external device	233
[14]	Input of counter preset value from an external device	235
[15]	Synchronous type FIFO stack register	238
12	Maintenance and Inspection	239
12-	-1 Routine maintenance	239
1,2	-2 Error check	241

9-2 Bit processing

Bit processing means the logical operation of the contact signal which is carried out by the CPU with the WlO. See the block diagram next for bit operation by the CPU.



L (latch)

MPX (bit extraction)

ALU (single bit logical

unit)


ACC (accumulator)

SR (stack register)

DMPX (bit insertion)

(1) L (latch)


The bit processing instruction has the instruction field and the address field.



The address field represents the relay number of the data memory relay area (I/O relay, link relay, auxiliary relay, Retention relay). When the ON/OFF information of the relay is read from the data memory, the contents of one byte (8 bits) contained in that relay number are read and latched in the latch L. In the case of the instruction "STR 005", for instance, eight bits of 000 $^{\circ}$ 007 are read.

(2) MPX (multiplexer)

The required one bit is extracted out of eight bits in the latch L. In the case of the instruction "STR 005", ON/OFF information of 005 is extracted out of 000 \sim 007.



(3) ALU (one bit logical unit)

Logical operation takes place according to the contents of the instruction field of the given instruction.





Figure above shows how the operation takes place for the STR instruction. The SW1 and SW2 is chosen according to the contents of the instruction field.

(4) ACC (accumulator)


A single bit register in which the result of the ALU is stored.

(5) SR (stack register)


An 8-bit register in which the intermediate result is stored during processing of the serial/parallel circuit or application instruction that has plural number of input conditions.



- 1 Shift register action during execution of the STR or STR NOT instruction
 - ° With the STR and STR NOT instruction, the ON/OFF state of the one bit read from the data memory is stored in the accumulator. With the STR NOT instruction, the bit is inverted before being stored in the accumulator.
 - ° The ON/OFF information previously stored in the accumulator shifts to S_1 , the information in S_1 to S_2 , one in S_2 to S_3 , ... S_3 to S_4 , S_4 to S_5 , S_5 to S_6 , S_6 to S_7 , and S_7 to S_8 . And the information in S_8 is then erased.




- ② Shift register action during execution of AND STR or OR STR instruction
 - $^{\circ}$ With the AND STR and OR STR instruction, the ON/OFF information in S_1 is stored in the ALU, to be ANDed or ORded with the accumulator contents, then the result is stored in the accumulator.
 - ° The ON/OFF information of S_1 which becomes unwanted after the operation is erased. The information in S_2 shifts to S_1 , S_3 to S_2 , S_4 to S_3 , S_5 to S_4 , S_6 to S_5 , S_7 to S_6 , S_8 to S_7 . And S_8 is then set to OFF.



(6) DMPX (demultiplexer)

With the OUT instruction, the one bit, out of eight bits latched in L, implied by the address field of the instruction is converted into the result of the operation (contents of the accumulator), and the whole one byte is transferred to the data memory.

(In case the operational result is ON for OUT 023)




NOTE-1: Refer to 9-3 "Description of basic instructions" for action of bit processing unit.

9-3 Description of basic instructions

[1] STR/OUT


STR The contents (ON/OFF state) of the specified data memory is stored in the accumulator (ACC). The previous contents of the accumulator is shifted to the stack register (SR).

OUT The contents of the accumulator are sent to the data memory.



STR 015


- ° L (latch) Eight bits (010 \sim 017) are read from the data memory.
- ° MPX One bit (015) is extracted from eight bits in the latch L.
- $^{\circ}$ ALU, ACC, SR .. The MPX output is then directly stored in the accumulator. The previous accumulator contents are shifted to the shift register S_1 .




OUT 027

- $^{\circ}$ L (latch) Eight bits (020 $\, \sim \,$ 027) are read from the data memory.
- ° MPX Not involved in the OUT instruction.
- ° ALU, ACC, SR .. The contents of ACC and SR remain unaffected.
- ° DMPX One bit (027) in the latch L is replaced by the contents of the accumulator and eight bits of 020 \sim 027 are then sent to the data memory.


REFERENCE: The following kind of program may be used effectively as the contents of the accumulator are not affected after the execution of the OUT instruction.






[2] STR NOT

The contents of the specified data memory are inverted and stored in the accumulator. The previous accumulator contents is shifted to the stack register S1.



STR NOT 040

- $^{\circ}$ L (latch) Eight bits of 040 $\, \sim \,$ 047 are read from the data memory.
- $^{\circ}$ MPX One bit (0.40) is extracted from eight bits in the latch.
- $^{\circ}$ ALU, ACC, SR .. The MPX output is inverted and written in the accumulator. The previous accumulator contents are shifted to the stack register S_1 .




OUT 060

Result of $\frac{}{H}$ is written in the data memory (060).

[3] AND

The contents of the specified data memory are ANDed with the contents of the accumulator and its result is stored in the accumulator.




STR 051

The contents of the data memory (051) are stored in the accumulator.

AND 014

- $^{\circ}$ L (latch) Eight bits of 010 $^{\circ}$ 017 are read from the data memory.
- o MPX One bit (014) is extracted from eight bits in the latch.
- ° ALU, ACC, SR .. The contents of the accumulator (051) are ANDed with the MPX output (014) and its result is stored in the accumulator. The contents of the stack register are retained.



OUT 023

Result of $\dashv \vdash \vdash \vdash$ is written in the data memory (023).

[4] AND NOT

The contents of the specified data memory are inverted and ANDed with the contents of the accumulator, and its result is stored in the accumulator.




STR 100

The contents of the data memory (900) are stored in the accumulator.

AND NOT 103

- ° L (latch) Eight bits of $100^{\circ} \sim 107^{\circ}$ are read from the data memory.
- ° MPX One bit (103) is extracted from eight bits in the latch.
- * ALU, ACC, SR .. Inversion of the MPX output (103) and the contents of the accumulator (100) are ANDed and its result is written in the accumulator.

The contents of the stack register are retained.



OUT 125

Result of $\dashv \stackrel{100}{\vdash} \stackrel{100}{\vdash}$ is written in the data memory (125).

[5] OR


The contents of the specified data memory are ORed with the contents of the accumulator and its result is stored in the accumulator.

STR 102

The contents of the data memory (102) are stored in the accumulator.

OR 106

- $^{\circ}$ L (latch) Eight bits of $\frac{100}{}$ $^{\circ}$ $\frac{107}{}$ are read from the data memory.
- ° MPX One bit (106) is extracted from eight bits in the latch.
- ° ALU, ACC, SR .. The contents of the accumulator (102) are ORed with the MPX output (106) and its result is written in the accumulator. The contents of the stack register are retained.




OUT 127

Result of is written in the data memory (127).

[6] OR NOT

The contents of the specified data memory are inverted and ORed with the contents of the accumulator and its result is stored in the accumulator.




STR 103 .

The contents of the data memory (103) are stored in the accumulator.

OR NOT 107

- ° L (latch) Eight bits of $100 \sim 107$ are read from the data memory.
- ° MPX One bit (107) is extracted from eight bits in the latch.
- ° ALU, ACC, SR .. Inversion of the MPX output ([107]) and the contents of the accumulator ([103]) are ORed and its result is written in the accumulator.

The contents of the stack register are retained.




OUT 130

Result of is written in the data memory (130).

[7] AND STR

o The contents of the stack register of is ANDed with the contents of the accumulator and its result is stored in the accumulator.



STR 015

The contents of the data memory (015) are stored in the accumulator.

OR 050

Result of is stored in the accumulator.

STR 016


Result of $\frac{1}{2}$ contained in the accumulator is saved in the stack register S_1 and the contents of the data memory (016) are written in the accumulator.

OR 052

The result of is stored in the accumulator.

AND STR

- ° L (latch) No action takes place in the case of the AND STR instruction.
- ° MPX No action takes place in the case of the AND STR instruction.
- ° ALU, ACC, SR .. The contents of the stack register S_1 and the contents of the accumulator are ANDed and its result is stored in the accumulator.




OUT 131

Result of is written in the data memory (131).

[8] OR STR

 $^{\circ}$ The contents of the stack register S_1 are ORed with the contents of the accumulator and its result is stored in the accumulator.



STR 007

The contents of the data memory (007) are stored in the accumulator.

AND 010

Result of $\dashv \vdash \vdash \vdash \vdash$ is stored in the accumulator.


STR NOT 011

AND 012

Result of \uparrow is stored in the accumulator.

OR STR

- ° L (latch) No action takes place in the case of the OR STR instruction.
- ° MPX No action takes place in the case of the OR STR instruction.
- ° ALU, ACC, SR .. The contents of the stack register S_1 \longrightarrow and the contents of the accumulator \longrightarrow are ORed and its result is stored in the accumulator.



OUT 120

Result $\frac{007}{01}$ is written in the data memory (120).


[9] TMR (timer instruction)


The TMR instruction decrements the timer which has the 0.1(0.01)second clock for its internal clock frequency. Counting does not take place while the start input is OFF and makes the preset value maintained for the current value, and the TMR contact is at OFF. As the start input turns ON, the current value is decremented by one every 0.1(0.01)second When the current value becomes 0, it makes the TMR contact to turn ON, and the condition is maintained as long as the start input is ON.

Start input	Current value	TMR contact
OFF	Preset value	OFF
ON (current value > 0)	Decremented by one every 0.1 (0.01) second	OFF
ON (current value = 0)	0	ON
ON → OFF (current value > 0)	Reset to the preset value	OFF
ON → OFF (current value = 0)	Reset to the preset value	ON → OFF

Symbol representing the TMR instruction

Symbol representing the TMR contact





① Start input


(start with ON state of signal)


2 TMR number

00 \sim 57 (octal number) ... Used common for CNT and MD.

(3) Preset value

0001 $^{\circ}$ 1999 (BCD) ... In an increment of 0.1 second (0.1 $^{\circ}$ 199.9 seconds) 0.01 second (0.01 $^{\circ}$ 19.99 seconds)






*: 1.0 second
4 points of TMR54~TMR57 are available for 10 ms timer or 100 ms timer by the preset value of system memory #227. Otherwise, TMR00~TMR53 are available for 100 ms timer only.


- NOTE-1: Because the TMR number is also used common with a CNT and MD number, it should not be used for a TMR number if it has used for a CNT and MD number. In addition, do not use it for the same TMR number. In case the same number be used, it will be alerted as an error as it is program checked by such as the ZW-10PGl programmer.
- NOTE-2: TMR contact can be the same number as the TMR number and any number of a-contact and b-contact may be used.
- NOTE-3: The current number of TMR is stored in 96 bytes of b.000 $^{\circ}$ b.137. Refer to 8-2[4] "TMR, CNT, MD data storage area".

- NOTE-4: Timer is reset at power on to the programmable controller.

 Therefore, the preset value will be used for the current value even if power is turned on to the programmable controller with the timer start input is in the ON state, because of the reset function.
- NOTE-5: By setting the timer reset condition in the system memory (#201), it is possible to store the state at the time of a power interrupt.

 Refer to 8-3 "System memory".
- NOTE-6: It is possible to implement the power failure timer and timers differing in their start and reset conditions by making use of the contact 660 (0.1-second clock) and the CNT instruction.






[10] CNT (counter instruction)


The CNT instruction decrements the counter by one at every low to high transition of the counter input.

No counting takes place even if the counter input changes its state from OFF to ON as long as the reset input is ON, makes the preset value maintained for the current value, and the CNT contact is at OFF. As the counter changes from OFF to ON while the reset input is OFF, it makes the current value decremented by one. When the current value becomes 0, it makes the CNT contact to turn ON and its state is maintained until the reset input turns ON.

Reset input	Current value	CNT contact
ON	Preset value	OFF
OFF (current value > 0)	Decrements by one every time the counter input changes from OFF to ON.	OFF
OFF (current value = 0)	0	ON
OFF → ON (current value > 0)	Reset to the preset value	OFF
OFF → ON (current value = 0)	Reset to the preset value	on → off

Symbol representing the CNT instruction Symbol representing the CNT contact





① Counter input

(senses OFF to ON transition)

Reset input

(reset with ON)


CNT number

00 \sim 57 (octal number) ... Used commonly

with TMR and MD.

4 Preset value

0001 ∿ 1999 (BCD)



Reset input Counter input

Current value

Output Output

(003)

(120) -

(121)

- NOTE-1: Because the CNT number is also used common with a TMR and MD number, it should not be used for a CNT number if it has been used for a TMR or MD number. In addition, do not use it for the same CNT number. In case the same number be used, it will be alerted as an error as it is program checked by such as the ZW-10PGl programmer. If it is to be used intentionally, the alert can be disregarded.
- NOTE-2: CNT contact can be the same number as the CNT number and any number of a-contact and b-contact may be used.
- NOTE-3: As it disregards further input when the counter has reached zero, it needs to set the reset input ON and OFF or forced to reset using such as the ZW-lOpGl programmer, in order to start counting again.
- NOTE-4: When both the counter input and the reset input go ON simultaneoutly, the reset input takes preference over the counter input.
- NOTE-5: The current number of CNT is stored in 96 bytes of b.000 $^{\circ}$ b.137. Refer to 8-2[4] "TMR, CNT, MD data storage area".

NOTE-6: At a time of power interrupt, the counter retains the current value. However, the current value will be reset when the reset input should turn ON at power on. In case the current value should be retained after power interrupt, it will need input of a reset input which turns OFF at power on.


NOTE-7: By setting the reset condition in the system memory (#202), it is possible to reset with the OFF state of the signal.

9-4 Ladder design cautionary notes


Since the programmable controller operates in the serial mode which program contents are read successively for execution, it may sometimes not permit to perform direct execution of the ladder chart provided for the relay board. Further, it may not need the use of the one-way control diode which used with the relay board and may not limit the number of auxiliary contact points.

Difference in ladder design between the relay board and the programmable controller should be comprehensively understood in order to comprise more effective ladder chart.

[1] Relay circuit that needs revision



The programmable controller can not execute the ladder chart (a) without revision.





Part (b) can be executed with the program shown.

The state of the accumulator makes transition in the following manner, when the program (b) is executed.

Instruction	Accumulator contents
STR 000	000 1F
OR 001	Result of 000 001
AND 002	Result of 000 002 001
OUT 020	Result of 000 002

Every time one step of the program is executed, the accumulator contents are changed and represented by 0 or 1. Thus, execution up to AND 002 makes the result of $\frac{00}{1000}$ erased already so that it would not able to reflect it on 003. So, it has to be revised in the following way for the programmable controller ladder chart.






Refer to 9-6 "Description of application instruction" for detail of the F-30 (MCS) and F-31 (MCR) instruction.

(Ex-2)


With the relay board ladder chart of (a), current flows to 002 from both 000 and 001 so that it performs the action identical to the ladder chart that revised for execution with the programable controller program (b).



For the programmable controller, it does not affirm the theory that the current flows to one contact symbol from both lines as in 002 shown in (a) above. Because execution takes place serially from the address 0 to the END instruction with the programmable controller, it is not possible to go through the same contact symbol on the ladder chart twice.

(Ex-3)


On account of the one-way control diode D1 in the relay board circuit of (a), the current does not from to 002 from 001, so that it performs the action as in the ladder chart that revised to the programmable controller application.



Inst	ru.
STR	000
AND	002
OUT	020
STR	000
OR	001
AND	003
OUT	021

It is not possible for the programmable controller to program the one-way control diode Dl as in (a).

Three examples given are often used for the relay board because it permits use of relay with less contacts and simple wiring in the relay board. On the other hand, there is no need of paying attention for number of contacts with the programmable controller as it has the data memory which has unlimited number of contacts, and, it is preferable to have the ladder chart designed that can be recognized by any one.



[2] Input and output batch processing


As alreay discussed in 8-4 "Operational cycle", the WlO performs data exchange between the data memory and the I/O unit called the I/O processing in each machine scan cycle. During the I/O processing, the I/O units connected to the base unit are scanned from younger number.

- ① If it is the input unit, the ON/OFF state of the external contact connected to the input unit is read into the data memory.
- ② If it is the output unit, the ON/OFF state of the respective data memory is transferred to the latch of the output unit.

After completing the above operation to all input and output units connected to the base unit in the I/O processing, it goes into execution of the user program.

Because processing to the I/O units are performed in the batch mode, there would be a need of paying attention to the following points in making ladder design.

- (1) Change in ON/OFF state of the external contact is read into the data memory at every scan once in the I/O processing. Therefore, a change in the ON/OFF state of the external device during execution of the user program may not cause to change the data memory contents assigned to the input in that scan cycle. So, the "input racing phenomenon" discussed in 8-4[3](7) "User program processing" does not occur.
- (2) As the resultant ON/OFF state is written from the data memory to the output unit only once in a scan cycle of the I/O processing, the result is outputted to the output unit during the I/O processing of a next scan cycle.
- [3] Influence by the sequence of programming
 The programmable controller perform operation serially from the top
 and to the end of the program and repeats the same cycle (cyclic scan
 method).
- (1) Modifying a program sequence may cause to have a different action.




When the input 000 turns ON with the program of (a), the outputs 020 and 0300 turn ON in the same scan cycle, but 030 turns ON with a delay of one scan cycle with (b).

In case the auxiliary contact of the coil is used, it should be programmed considering "Change of state of the auxiliary contact written before the coil becomes effective in a next scan cycle after the change in the state of the coil.


(2) Double use of the coil


When the coil of the same relay number is used for a multiple times, the contents of the data memory changes according to the program and the newest result is written into the output unit from the data memory.




[4] Simplifying program

Program may be simplified when the circuit is revised depending on the sequence circuit.






Generally, the program may be simplified when programmed with more weight on the left side.




Circuit with weight on the left side




Circuit with weight on the right side


[5] Programming serial/parallel circuit


Prior to programming the serial/parallel circuit, it should be divided and programmed in minor blocks, then it should be assembled into a major program.





(Ex-2)





(*): State of the accumulator immediately before

9-5 Application instruction cautionary notes

[1] Numerical expression


(1) Binary code

Number 0 through 9 is used with the decimal notation system we use. But, for the logical processing, only 0 (OFF) and 1 (ON) are used in representing a numerical value. This method is called the binary notation.


With the decimal notation, it needs to carry the digit once after a number increases from 0, 1, to 8, and 9. But, with the binary notation, it changes to 10 after a number changes from 0 to 1. 10 is used to represents the number 2 in the decimal notation. Similarly, it changes (carry) from 11 to 100, 111 to 1000, and so on.

Decimal number	0	1	2*	3	4*	5	6	7	8*
Binary number	0	1	10	11	100	101	110	111	1000

Carry takes place at the point indicated with an asterisk (*). So, each digit has a weight shown next.



Similarly, each digit has a weight of 2ⁿ.



Each digit of a binary number is called a bit.

Register of the W10 comprises 8 bits.

Now, let us examine the state when all eight bits are 1.

When weights of all bits are summerized, it establishes the following: $2^0+2^1+2^2+2^3+2^4+2^5+2^6+2^7=1+2+4+8+16+32+64+128=255$ Whereas, eight bits can represents a decimal number of 0 through 255.

(2) Binary coded decimal (BCD)

With a decimal number, carry occurs every time it goes beyond 9. That which carry is applied to the binary number is called the binary coded decimal.

Decima1	Binary	BCD			
0	0	_	0		
1	1		1		
2	10		10		
3	11		11		
4	100		100	ļ	
5	101		101		
6	110		110		
7	111		111		
8	1000		1000		
9	1001		1001	h	Carry
10	1010	1	0000	*	-
11	1011	1	0001		
12	1100	1	0010		
¥ ,	<u> </u>	Ļ	i 1 1	\$	
99	1100011	1001	1001		

With the BCD notation, each four bits are separated. Combination above 1001 such as 1010 is not permitted, carried on to a higher group of four bits, in order to represent a decimal equivalent.

(3) Octal notation and hexadecimal notation

In the programmable controller, all numbers are treated in a form of a binary or BCD. However, it permits programming or monitoring using a decimal number by means of the binary/decimal converter implemented in the programmer, so as to avoid disturbance during key entry and weight calculation in the binary mode.

Notwithstanding, it becomes often preferable to use another way of numerical representation with which you can make direct recognition of bit pattern, when considered in terms of bit operation of the programmable controller. For this purpose, the octal notation and hexadecimal notation are often used by the programmable controller and computer.

a. Octal notation

A carry occurs with the decimal notation when it changes from 9 to 10. Or, when it changes from 1 to 10 with the binary notation. In the octal notation, a carry occurs when it changes from 7 to 10.

Decimal	Binary	Octal	
0	0	0	
1	1	1	
2	10	2	
3	11	3	
. 4	100	4	
5	101	5	
6	110	6	
. 7	111	7) Carry
8	1000	10	Julian
9	1001	11	
10	1010	12	
11	1011	13	
12	1100	14	
13	1101	15	
14	1110	16	
15	1111	17	Carry
16	10000	20	Carry
÷ :	<u> </u>	¥	*
62	111110	76	
63	111111	77	10
64	1000000	100	Carry
65	1000001	101	

That is, it is not 8 that follows 7, but 10 is established. Similarly, it changes to 20 immediately following 17 and 100 after 77.

° Octal number vs binary number

O through 7 is represented by three digits in the binary mode and a carry occurs when it changes from 111 to 1000. With an octal number, a single digit can represents a number O through 7, and a carry occurs when it changes from 7 to 10. Because a carry occurs immediately following 7 for both the binary and octal number, a binary number separated in three digits can be used to represent one digit of an octal number.

	Binary							00	cta	a1	
						0				0	
						1				1	Ì
					1	0				2	
‡	**		3	=		=	r r				ļ
				1	1	0				6	
				1	1	1	i I			7	1
			1	0	0	0	Ì		1	0	i
			1	0	0	1			1	1	
+			,	-		2	2				+
			1	1	1	0			1	6	
			1	1	1	1			1	7	
	:	1	0	0	0	0			2	0	
†	#		2	-		=	ŗ				Ŧ
	1	1	1	1	1	0			7	6	
	1	1	1	1	1	1			7	7	
	1 0	0	0	0	0	0		1	0	0	İ
†	=		7	:		Ť	≕				+
	1 1	1	1	1	1	1		1	7	7	
1	0 0	0	0	0	0	0		2	0	0	
+	÷		3	=		٩	=				+
1	1 1	1	1	1	1	1		3	7	7	}

Since the register consists of eight bits, it can be used to represent a number within a range of 0 through $377(_8)$.

° Data memory address, system memory address, and program memory address are expressed in an octal number.

b. Hexadecimal notation


With the decimal notation, a carry occurs when it changes from 9 to 10. In the case of a hexadecimal number, a carry occurs when it changes from $9 \rightarrow A \rightarrow B \rightarrow C \rightarrow D \rightarrow E \rightarrow F$, that is, when it changes from F to 10.

	Dec.	Binary	0ctal	Hex.
	0	0	0	0
	1	1	1	1
	2	10	2	2
	3	11	3	3
	4	100	4	4
	5	101	5	5
;	6	110	6	6
	7	111	7	7
	8	1000	10	8
	9	1001	11	9
	10	1010	12	Α
·	11	1011	13	в
	12	1100	14	C
	13	1101	15	D
	14	1110	16	E
	15	1111	17	F
	16	10000	20	1 0
Ī	ب ا آ	; <u> </u>	ر آ	<u>.</u> ‡
	31	11111	37	1 F
ļ	32	100000	40	2 0
1	÷ †	: 1	;	= ‡
	255	11111111	377	FF


Hexadecimal number corresponds to binary number in the following way. That is, four bits of binary number is used to represent one digit of hexadecimal number.

[2] Source and destination


With the data processing instruction, data memory is handled in unit of byte. The register that contains the data before the operation is called the source (S) and the register in which the result is contained is called the designation (D).



The contents of the register on the source side does not change after the execution. As it is possible to use the same register for source and destination, it makes the contents of the source (destination, in other words) changed after execution.



[3] Application instruction and stack register
With the W10,each instruction of TMR,CNT,and application
instruction of F00 F71 is processed by a CPU.For those instructions, contens of the accumulator and stack register are
sent to the CPU via the data bus, to be executed having those
for operational conditions.





(Ex-1)

Application instructions, except CNT,F-60,and F-62, are executed having the contens of the accumulator for the oprational condition.

(Ex-2)

In the case of the CNT instruction






instructi	on.	accumulater ACC	Stack register S:
STR 0	000		
OR 0	001	<u> </u>	
STR . 0	002	002	000
OR 0	003	002 303	- 000 - 001
AND STR		200 302 201 303	
TON GNA	004	300 .02 304	
F-12		operation when condition is met	


Instruction		accumulator ACC	Stack register 5,		
STR	000	000 ·			
OR	001	000	·		
AND	002	000 002			
STR	003	003	000 002 001		
AND	004	003 004 	000 002		
CNT	10 1500	reset input	counter input		

(Ex-3) With the F-60 instruction, the accumulator and the stack registers (S $_1$ $^{\circ}$ S $_3$) become the operational condition.



T	Accumulator	Stack register				
Instr.	ACC	S ₁	S,	Sı		
STR NOT 00	000					
STR 00	1 - 001	000				
STR 00	2	001	000			
STR 00	3 003	002		- N		
F-60	Reset input	Shift input	Data input ②	Shift direction		

(Ex-4) The contents of the stack register may a complicated serial/parallel circuit.




Instruc-	Accumulator		Stack regist	er
tion	ACC	Sı	Sz	Sı
STR 000	000	•		
OR 001	000			
STR 002	002 1	000		
OR 003	002	000		
AND STR	000 002			
AND 004	000 002 004			
STR 005	905 ————————————————————————————————————	000 002 004		
AND NOT 006	005 C06	000 002 CC4 001 003		
STR 007		905 306 — 11 11	000 C02 C04 C01 C03:	
AND 010	207 010 	005 006	000 002 004	
STR 011	011 ———————————————————————————————————	007 010	005 006	000 002 004 001 003
AND 012	011 012	007 010	005 006	000 002 004
OR STR	007 010 011 012	005 006	000 002 004	
F-62	Reset input	<u> </u>	Up/down direction input	

In this example, three register stacks, up to S_3 , are used during operation of STR 0011.


[4] Operational condition

(1) Operational condition of an application instruction with which execution of the operation is determined may be a complicated serial/parallel circuit, not limiting to a single contact ON/OFF condition.

Refer to [3] "Application instruction and stack register".



(2) If the operational condition is the same, programming may be developed




(3) There are following two kinds of processing for application instruction when the operational condition is satisfied. (F-30, F-31, F-40, F-41, F-42, and F-43 are exceptions.)

1	Those which operation takes place at each scan cycle, so long as the operational condition is met.	F-12 (compare register with register) Fc12 (compare register with constant)
2	Those which operation takes place only at the first scan cycle that the operational condition is met.	Data processing instructions except the above.

With the instruction of the group ② above, the ON/OFF state of the operational condition in the preceding scan cycle is compared with the ON/OFF state of the operational condition at the current scan cycle. If the preceding state is OFF and the current state is ON, the operation takes place as if the operational condition changed from OFF to ON .

NOTE-2: In case the operation must be executed only when there is an OFF to ON transition in the operational condition with respect to F-12, F-12, the F-44 instruction (rise edge differentiate instruction) must be used.



- (4) If the operational condition is not satisfactory, no operation takes place and the register on the destination side remain unaffected. It includes scan cycles after ON for the instruction that the operation is executed only when the operational condition changes from OFF to ON. In the case of the instruction that affects the flag, it makes the flag cleared.
- NOTE-3: Refer to 9-5[5] "Data processing instruction and flag" for detail of flag.
- (5) With the instruction of the group ② above, by the differentiate instruction, the operational condition which changed from OFF to ON is detected. There are 510 bits for the differentiate instruction altogether. Every instruction uses, bit, so the total instruction of the group ② must be assigned less than 510 bits. W10 checks the total number of differentiate memory at the start of operation, and "Memory failure" displays if there are more than 511 bits.
- [5] Data processing instruction and flag
- (1) Kinds of flags Flag is used to reflect the operational result. There are four kinds of flags for the $-\sqrt[3]{10}$; non-carry, error, carry, and zero flags. They are assigned to four bits of data memory, $654\sim657$.

Non-carry flag	Error flag	Carry flag	Zero flag
654	655	656	. 657.¹

(2) Instruction that affects flag


The following seventeen instruction have flag set active according to the operational result.

		
1	F-03	Convert BCD (2-digit) to binary
2	F-10	Add (BCD) register with register
3	Fc10	Add register with BCD constant
4	F-11	Subtract (BCD) register from register
5	Fc11	Subtract register by BCD constant
6	F-12	Compare registers
7	Fc12	Compare register with constant
. 8	F-60	Shift register bidirectional
9	F-62	Set BCD up/down counter

Instructions mentioned other than above do not affect flag.


- (3) Transition of flag state in the scan cycle
 - ① Prior to processing of the user program at each scan cycle, flags are cleared. Refer to 8-4 "Operation cycle".

Provided that there are no flag affecting instructions in preceding steps.



Provided that there are no flag affecting instructions in steps to follow.

- (2) When it goes into processing of the flag affecting instruction
 - a. The flag is set according to the operational result of the instruction, when the operational condition for that instruction has been met.
 - b. Flag is cleared when the operational condition is not satisfactory for that instruction.
- ③ In the execution of no flag affecting instruction, the state of flag is not changed, whether the operation took place or not.




(4) How to retain flag


Flag thus set according to the operational result may be changed or cleared by the execution of the flag affecting instruction in that scan cycle. When it goes into a next scan cycle, the flag is cleared before execution of the user program. In case the flag has to be retained of its current state, you must write the state of the flag into the coil such as the auxiliary relay immediately following the respective instruction.

This makes the flag retained of its state until the execution of the respective instruction in the next scan cycle.


(Ex-1) Program that set 030 ON when $9000 \ge 9010$ or $9001 \ge 9010$.



When the state of flag is monitored by the support tool such as the programmer or displayed externally, it is not possible to visually check the state of the flag because the state of the flag can only be retained for a single scan cycle by merely storing the state of the flag in the coil like in Ex-1. In this event, there occurs a need of making the flag self-retained.




The state of the carry flag (657) immediately after the operation of ① can be self-retained until 016 is set ON.




- [6] Double length operation
- (1) The following six instructions has the function to permit operation of more than two bytes.
 - ① F-10 (add register with register)
 - ② Fc10 (add register with BCD constant)
 - ③ F-11 (subtract register from register)
 - (4) Fcl1 (subtract register by BCD constant)
 - ⑤ F-12 (compare registers)
 - 6 Fc12 (compare register with constant)
- (2) Programming double length operation

With the double length operation, a carry over or a carry down occured in a lower order digit is refected in processing the next digit. It should be programmed from a low order digit in succession to the operational condition.




The carry flag in a low order digit is added to a next high order digit during the operation.

REFERENCE: Programming in the following way would not perform the double length operation.



(Ex-2) Double length operation above three digits is also possible in the similar manner.




- (3) Internal processing during the double length operation
 - ① For operation of F-10 (Fc10), F-11 (Fc11), or F-12 (Fc12) instruction that appears first after the operational condition, the operation takes place without including the state of the flag before that.
 - ② If there is a F-10 (Fcl0), F-11 (Fcl1), or F-12 (Fcl2) instruction encountered during execution of the common operational condition, the following operation takes place.
 - a. Execution takes place including the state of the carry flag immediately before.
 - b. For the zero flag, the state of the zero flag immediately before is ANDed with the state of the zero flag after the operation of the respective instruction. If both are 1, it makes the zero flag set.

F-10 (Fc10)	Adds the state of the carry flag immediately before
F-11 (Fc11)	Subtracts the state of the carry flag immediately before
F-12 (Fc12)	Subtracts the state of the carry flag immediately before


NOTE-1: The F-12 (Fc12) instruction perform the operation of S_1-S_2 or S_1-n and its result is stored in the flag.

(4) Cautionary notes

① Operation that includes the flag takes place for a different instruction, if F-10 (Fc10), F-11 (Fc11), or F-12 (Fc12) instruction has been programmed in a form of common operational condition.



② The double length operation takes place even if there is no flag affecting instruction between the F-10 (Fc10), F-11 (Fc11), and F-12 (Fc12) instruction.




[7] Numerical signal input/output method

Shown next are examples to make connection of the external device with which numerical signal is sensed from such as the digital switch for processing by the W10 or the operational result is displayed on the numerical display unit.

(1) Input of numerical signal

a. Connection with external device




- When the unit which has DC input type (ZW-28N2S4 and etc) is used for the input unit, it reads four digits of BCD signal per unit.
- ° The real code digital switch must be used.

No. Weight	0	1	2	3	4	5	6	7	8	9	
1		•		•		•		•		•	
2			•	•			•	•			
4					•	•	•	•			
8									•	•	
	•		Dot	r	ep	res	en	ts	th	e (01


state of the switch.

Shown above is the connection with the external device to read the signal into the data memory I/O relay area during the I/O processing at each scan cycle. The 16-bit data can be directly specified by means of the data processing instruction for one byte (8 points) of \exists .×× and another one byte (8 points) of $\exists (x \times +1)$.



BCD 2 digits of $\Box 00$ is added with After transferring it to the register area using the transfer instruction, it may be used for the data processing instruction.


(Ex)



- ° When 240 is set ON, two bytes (BCD 4 digits) of □ 00 and □ 01 are transferred to 9100 and 9101, respectively.
- ° When 241 is set ON, two bytes (BCD 4 digits) of □ 01 and □ 00 are transferred to 9102 and 9103, respectively.

In the above example, a multiple number of preset values are read with a pair of digital switches.

b. Connection with the open collector output type external device




When the ZW-28N2S4DC input type is used for the input unit, it reads 16-bit numeric signal per unit.

° In the above connection, the signal is read into the I/O relay area of the data memory at each scan cycle during the I/O processing. Similar as in the case of the digital switch, it should be used in unit of one byte by the data processing instruction.

(2) Output of numerical signal

a. Connection with the numerical display unit (1)

Output unit ZW-28M122



Ose the cathode common type to use the 7-segment LCD numerical display unit.

Our Use the CMOS, MC4513 or its equivalent for the decoder driver IC which has the following characteristics:

Vss ----0V

LE ---0V

RB I ---- 0 V

 $\overline{\mbox{BI}}$ — Same voltage level as $\mbox{V}_{\mbox{DD}}$ — Same voltage level as $\mbox{V}_{\mbox{DD}}$

- ° Ra is the pullup resistor of 5 to 10 Kohms.
- ° Rc is the current limiting resister of which rating should be obtained on the basis of I $_{\text{FMAX}}$, V_{F} of the LED numerical display unit used.


$$Rc = \frac{V_{DD} - V_F}{1_{F \text{mAX}}}$$

On accout of the current limit by 4523, it should be $I_{\text{F}} < 25\text{mA}$.

• Use iR2403 or its equivalent for the driver IC.

b. Connection with the numerical display unit (use of the F-52 instruction)

Output unit zw-28M122



- ° Use of the F-52 instruction (7SEG decode) enables you to achieve simple wiring connection with the numerical display unit.
- One-digit number can be displayed when the ZW-28N2S2 is used for the output unit.
- Our Use the anode common type for the 7-segment LED display unit.
- Rb is the current limiting register of which rating should be obtained using the following equation.


$$Rb = \frac{V_{DD} - V_F - V_{ON}}{I_{FMAX}}$$

Vpp --- Supply voltage

 V_F — Forward voltage of the LED numerical display unit

 $m V_{ON} -
m Output$ unit ON voltage (to be computed in terms of 1V)

It should be programmed in the following manner to display one-byte, two-digit BCD number.



- ° Convert the low order 4 bits of the register 9100 (low order one digit out of BCD 2 digits) into the 7-segment data and be outputted to 3.02.
- Swap the high order 4 bits of the register 9100 with the low order 4 bits, then store the result in the register 9101.
- ° Convert the low order 4 bits of the register 9101 (high order one digit out of BCD 2 digits) into the 7-segment data and be outputted to □ 06.

9-6 Description of application instruction

At a rising edge of

signal (OFF to ON)

Contents of the

Unchanged

register S Unchanged

Transfer one byte data

 $F-\overline{00}$

Operational condition

of S

Flag


Contents

Contents of D

XFER Symbol F-00 XFERS [Explanation] D Instr. STR F-00 004 F-00 Function The contents of the 9000 □02 □02 9000 register S (one byte data) are transferred to the When the input condition 004 register D. changes from OFF to ON, the Operation $S\rightarrow D$ contents of the register 9000 are transferred to the register □.001. Range of S □00~□71 (NOTE-1) applicable b000~b137 01110101 01110101 9000~9177 □02~□71 Range of D (NOTE-1) b000~b137 applicable 9000~9177

NOTE-1: $\Box 64 \sim \Box 71$ is the special area. Refer to 8-2[3] "Special relay".

REFERENCE: To transfer more than two bytes in succession, either repeat the F-00 instruction as shown below or use the n-bytes batch transfer instruction of F-70.



F-01 Transfer BCD constant BCD

Symbol	F-M n D	[Explanation] Instr. STR 004
Function	A 2-digit BCD constant "n" is transferred to the register D.	When the input condition 004
Operation	n→D	changes from OFF to ON, the BCD constant "15" is transferred to
Range of "n" applicable	00∿99	the register 9100. The following value is contained in the register 9100 efter the
Range of D applicable	□02~□71 (NOTE-1) b000~b137 9000~9177	in the register 9100 after the transfer.
Operational condition	At a rising edge of signal (OFF to ON)	
Operation of D Flag	n(00~99)	
Afte oper	Unchanged	

NOTE-1: $\Box 64 \sim \Box 71$ is the special area. Refer to 8-2[3] "Special relay".

F-03 Convert BCD into binary →BIN

Symb	ol		[Explanation] Instr. STR 006			
Function		The contents of the register S (8-bit data) are assumed as a BCD code, converted into a binary equivalent, then the result is stored in the register D.	When the input condition 006 changes from OFF to ON, the contents of the register 9100 (8-bit data) are assumed as a BCD code, converted into a			
Oper	ation	S+D	binary equivalent, and its result is transferred to the register			
	e of S icable	cable b000~b137 If the contents of 9100 than BCD code, the contents				
	Range of D		the register 9110 stay the same as before and the error flag (655) is set to "1".			
_	ational ition	At a rising edge of signal (OFF to ON)	° Transition of register contents and flags			
	Contents of S	Unchanged	9100 1 0 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1			
ion	Contents of D	Operational result Remains unchanged if the contents of the register S is not a BCD code.	Non-carry Error Carry Zero 654 655 656 657 0 0 0 0			
After the operation	Flag	Cont. of reg.S a b c d BCD 0 0 0 If not BCD 3 0 0 0 a:Non-carry 654 b:Error 655 c:Carry 656 d:Zero 657	9100 1 1 0 0 0 1 0 1			

NOTE-1: $\Box 64 \sim \Box 71$ is the special area. Refer to 8-2 [3] "Special relay".

NOTE-2: State of the flag will be kept valid until the instruction that affects a next flag in that scan cycle is met. Refer to 9-5[5] "Data processing instruction and flag".

F-04 Convert binary into BCD

<u>.</u>		
Symbol	F-04 S D	[Explanation] Instr. STR 006
Function	The contents of the register S (8-bit data) are assumed as a binary code, converted into a BCD equivalent, then the result is stored in the register D.	When the input condition 006 changes from OFF to ON, the contents of the register 9320 (8-bit data) are assumed as
Operation S+D		a binary code, converted into a BCD equivalent, and its
Range of S applicable	□00~□71 (NOTE-1) b000~b137 9000~9177	result is transferred to the register 9130. The contents of the register 9120 remains unchanged. If the BCD number
Range of D applicable	□02~□71 (NOTE-1) b000~b137 9000~9177	converted should exceed "100", the value above "100" will be disregarded.
Operational condition	At a rising edge of signal (OFF to ON)	25+2'+2'+2' 4 5 32+8+4+1 ► #
e u Contents of S	Unchanged	9120 1 1 0 1 1 0 1 1
The Contents of D Flag	Operational result	2 ⁷ +2 ⁿ +2 ¹ +2 ¹ +2 ⁿ 1 9
¥ o Flag	Unchanged	419

NOTE-1: 364~371 is the special area. Refer to 8-2 [3] "Special relay"

F-07 DCML · Transfer decimal constant

Symb	ool	DOMI n D	[Explanation] Instr.		
Function A decimal constant "n" is transferred to the register D.		004 F-07 015 9100 STR 0.0 01 9100			
Operation n→D		° When the input condition 004 changes from OFF to ON, the			
Range of "D" applicable		□02~□71 (NOTE-1) b000~b137 9000~9177	decimal constant 15 is transferred to the register 9100. The register 9100 is in the		
Operational condition		At a rising edge of signal (OFF to ON)	following binary representation.	code	
r the ation	Contents of D	n(000∿255)	9100 0 0 0 0 1		
After opera	Flag	Unchanged	Range of "n" applicable	000 ~ 255	


NOTE-1: ☐64~☐71 is the special area. Refer to 8-2 [3] "Special relay".

F-08 Transfer octal constant OCT

Symb	01		[Explanation] Instr. STR 004
Func	Function An octal constant "n" is transferred to the register D.		F-08 OCT 015 9100 9100
Operation n→D		n+D	° When the input condition 004 changes from OFF to ON, the octal constant 015 is trans-
Range of "n" 000\square 377 applicable		000∿377	ferred to the register 9100. The register 9100 is in the
_	e of D icable	□02~□71 (NOTE-1) b000~b137 9000~9177	following code representation.
Operational condition		At a rising edge of signal (OFF to ON)	0 1 5
er the	Contents of D	n(000~377)	
After opera	Flag	Unchanged	

NOTE-1: $\Box 64 \sim \Box 71$ is the special area. Refer to 8-2 [3] "Special relay".

REFERENCE: Though the F-07 (transfer decimal constant) handles a decimal number and the F-08 (transfer octal constant) an octal number, the contents of the register after the transfer are represented in the binary code for both instructions.



F-10 Add registers (BCD 2-digit)
ADD (ADD)

Symbol Function		— F-10 S ₁ S ₂ D	[Explanation] Instr.
		The contents of the register S_1 are added with the contents of the register S_2 in BCD 2-digit and its result is stored in the register D.	When the input condition 000 changes from OFF to ON, the contents of the register 9000
Ope1	ration	S ₁ +S ₂ →D	are added with the contents of the register 9010 and its
Range of S ₁ applicable		□00~□71 (NOTE-1) b000~b137 9000~9177	result is stored in the register 9020. The contents of registers 9000 and 9010 remain unchanged.
Range of S applicable		□00~□71 (NOTE-1) b000~b137 9000~9177	° Transition of operational result and flags
Range of D applicable		□02~□71 (NOTE-1) b000~b137 9000~9177	Input (000) 23123 23123 23123 23123 25E15E 9010 35E35 (58E58 (8181 (77) 77 / 70170
_	cational lition	At a rising edge of signal (OFF to ON)	9020 17/58 58/81 81/04 04/00 70/70/70 (*a) 654 (*b) 655 (23+81) (23+77) (*e)
	Contents of S ₁	Unchanged	(*c) 656 (*d) 657
	Contents of S ₂	Unchanged	, F1
operation	Contents of D	 Low order two digits of the operational result Unchanged when the contents of registers S1 or S2 are not BCD 	Within the one scan time Remains valid until the flag affecting instruction appears in the program.
After the	Flag	Result	<pre>(*a):Non-carry flag (*b):Error flag (*c):Carry flag (*d):Zero flag (*e):This does not operated because the contents of 9000 are not in the BCD code.</pre>


NOTE-1: ☐64~☐71 is the special area. Refer to 8-2 [3] "Special relay".

NOTE-2: State of the flag will be kept valid until the instruction that affects a next flag in that scan cycle is met. Refer to 9-5[5] "Data processing instruction and flag".

NOTE-3: If the contents of S_1 or S_2 were numbers other than BCD code, it makes the error flag (655) set active and no addition will be done.

(Ex) s,
$$0.1011110$$
 1110 is the code prohibited to use in the BCD system.

REFERENCE: In case more than BCD 3 digits has to be added successively, the F-10 instruction must be provided in continuation. When the F-10 instruction is programmed repeatedly, the contents of the carry flag (656) are also added after the second instruction. For the F-10 instruction that appears first in succession to the STR instruction, the contents of the carry flag (656) are not added.



- $^{\circ}$ The above example shows the case of 1523 + 6781 = 8304.
- ° If programmed from low order digit, the carry information will be carried on to a higher digit.

 Refer to 9-5[6] "Double length operation".

Fc10 Add register with 2-digit BCD constant ADD (ADD)


Symb	001	Fc10 S ₁ n D	[Explanation] Instr.
Func	ction	The contents of the register S ₁ are added with the 2-digit BCD constant "n" and its result is stored in the register D.	When the input condition 001 changes from 0FF to 0N, the contents of the register 9000
Oper	ation	S ₁ +n→D	are added with the BCD constant 85 and its result is stored in
, –	ge of S _l icable	□00~□71 (NOTE-1) b000~b137 9000~9177	the register 9002. It operates in the same timing as the F-10 instruction.
1 -	ge of "n" icable	00~99	9000 0 0 1 0 0 1 1 1 1 0 0 0 9002
	ge of D icable	□02~□71 (NOTE-1) b000~b137 9000~9177	BCD constant 85
	ational lition	At a rising edge of signal (OFF to ON)	6.5
	Contents of S ₁	Unchanged	
operation	Contents of D	 Low order two digits of the operational result Unchanged when the contents of the register S₁ is not BCD code. 	
After the	Flag	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	

NOTE-1: $\Box 64 \sim \Box 71$ is the special area. Refer to 8-2 [3] "Special relay".

- NOTE-2: State of the flag will be kept valid until the instruction that affects a next flag in that scan cycle is met. Refer to 9-5[5] "Data processing instruction and flag".
- NOTE-3: If the contents of S_1 or S_2 were numbers other than BCD code, it makes the error flag (655) set active and no addition will be done.

1010 is the code prohibited to use in the BCD system.

REFERENCE: Similar as the F-10 instruction, it is possible to added more than three digits of BCD value.



F-11 Subtract register by register in BCD 2 digits SUB (SUBtract)

Symb	001	F-11 S ₁ S ₂ D	[Explanation] Instr.	
Function		The contents of the register S_1 are subtracted by the contents of the register S_2 in BCD 2 digits and its result is stored in the register D.	When the input condition 001 changes from OFF to ON, the contents of the register 9030 is	
0per	ation	$S_1-S_2\rightarrow D$	subtracted by the contents of the register 9040 and its result is	
1 -	ge of S _l Licable	□00~□71 (NOTE-1) b000~b137 9000~9177	stored in the register 9050. The contents of registers 9030 and 9040 remain unchanged.	
, -	ge of S ₂ .icable	□00~□71 (NOTE-1) b000~b137 9000~9177	Transition of operational result and flags Input	
1 -	ge of D icable	□02~□71 (NOTE-1) b000~b137 9000~9177	(001) Regis. 9039 15 15 \ \ \ \ 43 43 \ 43 \ \ \ E5 E5 \ \ \ 24 24 9040 15 15 \ \ \ 11 11 \ \ 58 58 \ \ 13 13 \ \ 9C 9C	
	ational lition	At a rising edge of signal (OFF to ON)	9060 40 (00)	
	Contents of S ₁	Unchanged	(*b)	
	Contents of S ₂	Unchanged	(*d) Within one scan time	
eration	Contents of D	° Operational result ° Not changed when the contents of registers S ₁ or S ₂ are not BCD code.	Remains valid until a flag affecting instruction is met in the program.	
After the op	Flag	Result	<pre>(*a):Non-carry flag (*b):Error flag (*c):Carry flag (*d):Zero flag (*e):No subtraction is done because 9030 is not in BCD number. (*f):No subtraction is done because 9040 is not in BCD number.</pre>	

NOTE-1: ☐64~☐71 is the special area. Refer to 8-2 [3] "Special relay".

NOTE-2: If the contents of S_1 is smaller than the contents of S_2 , the result is obtained in the complement of 100.


$$(Ex)$$
 23 - 85 = -62

whereas, the compliment of 100 for 62 is 38.

You may take it to be $(123 - 85 \approx 38)$.

- NOTE-3: State of the flag will be kept valid until the instruction that affects a next flag in that scan cycle is met. Refer to 9-5[5] "Data processing instruction and flag".
- NOTE-4: If the contents of S_1 or S_2 are numbers other than BCD number, it makes the error flag (655) activated and no subtraction is done. (The contents of D remain unchanged.)

REFERENCE: In case more than BCD 3 digits has to be subtracted successively, the F-11 instruction must be provided in continuation. When the F-11 instruction is programmed repeatedly, the contents of the carry flag (656) are also subtracted after the second instruction. For the F-11 instruction that appears first in succession to the STR instruction, the contents of the carry flag (656) are not subtracted.



- $^{\circ}$ The above example shows the case of 9643 4958 = 4685.
- ° If programmed from low order digit, the carry information will be carried on to a higher digit.

Refer to 9-5[6] "Double length operation".

Fcll Subtract register by 2-digit BCD constant SUB (SUBtract)

Symb	001	Fc11 St n D	[Explanation] Instr. STR 001 Fc11
Function		The contents of the register S ₁ are subtracted by a 2-digit BCD constant "n" and its result is stored in the register D.	When the input condition 001 changes from OFF to ON, the contents of the register 9000 are
Oper	ation	S ₁ →n→D	- subtracted by the BCD constant 85 and its result is stored in the register 9002.
	ge of S _l .icable	□00~□71 (NOTE-1) b000~b137 9000~9177	It operates in the same timing as the F-11 instruction.
, –	e of "n" icable	00∿99	9000 1 0 0 1 0 1 0 0 0 0 1 0 0 1 9002
	e of D icable	□02~□71 (NOTE-1) b000~b137 9000~9177	BCD solution
	ational ition	At a rising edge of signal (OFF to ON)	
uo	Contents of S _l	Unchanged	
After the operation	F1ag	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	

NOTE-1: $364 \sim 371$ is the special area. Refer to 8-2 [3] "Special relay".

NOTE-2: If S_1 is smaller than "n", the result will be obtained in the compliment of 100.

$$(Ex)$$
 23 - 85 = -62

whereas, the compliment of 100 for 62 is 38.


You may take it to be (123 - 85 = 38).

NOTE-3: State of the flag will be kept valid until the instruction that affects a next flag in that scan cycle is met. Refer to 9-5[5] "Data processing instruction and flag".

NOTE-4: If the contents of S_1 was a number other than BCD code, it makes the error flag (655) set active and no subtraction will be done.

(Ex) $\frac{10011010}{9 - A(H)}$ 1010 is the code prohibited to use in the BCD system.

REFERENCE: Similar as the F-11 instruction, it is possible to subtract more than three digits of BCD value.



F-12 Compare registers (CoMPare)

Syml	ool	F-12 S ₁ S ₂	[Explanation] Instr.
Function		The contents of the register S_1 are compared with the contents of the register S_2 .	When the input condition 003 is
Ope1	ration	S ₁ <=>S ₂	ON, the contents of the register 9000 are compared with the contents
	ge of S _l Licable	□00~□71 (NOTE-1) b000~b137 9000~9177	of the register 9010 and its results are set in the non-carry flag (654), carry flag (656), and zero flag (657). Registers 9000 and 9010 remain unchanged
-	ge of S ₂ Licable	□00~□71 (NOTE-1) b000~b137 9000~9177	after this operation. ° Transition of register contents and flags
-	rational lition	When the input signal in the ON state (not limited to the time changing from OFF to ON).	Input (003) Regis - 23 23 23 23 23 23 23 23
	Contents of S ₁	Unchanged	Regis.
nc	Contents of S ₂	Unchanged	(*c)
After the operation	Flag	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	(*d) One scan time So long as the input condition is ON, comparison is done at every scan and the zero flag is turned ON. (*a):Non-carry falg (*c):Carry flag (*d):Zero flag


NOTE-1: $\Box 64 \sim \Box 71$ is the special area. Refer to 8-2 [3] "Special relay"

NOTE-2: So long as the input signal is ON, comparison is done at every scan cycle. Refer to 9-5[4] "Operational condition".


NOTE-3: The error flag (655) is in 0 state at all times.

NOTE-4: State of the flag will be kept valid until the instruction that affects a next flag in that scan cycle is met. Refer to 9-5[5] "Data processing instruction and flag".

REFERENCE: In case comparison is to be done only when the input condition changes from OFF to ON, use the differentiate instruction in conjunction with the input condition.



REFERENCE: To compare data of more than two bytes, it should be so programmed as in addition (F-10) and subtraction (F-11) that comparison should take place from a lower order digit. If the F-12 were programmed in succession, the contents of the carry flag (656) are also compared after the second F-12 instruction. (For the F-12 instruction that first follows the STR instruction, the contents of the carry flag (656) are removed from comparison.



When programmed from a low order digit, the carry-down information is forwarded to a higher digit. Refer to 9-5[6] "Double length operation".

Fc12 Compare register with constant (CoMPare)

Symb	001	[Explanation] Instr. STR 001 Fc12
Function		The contents of the register S_1 are compared with an octal constant "n". When the input condition 001
Oper	ation	is ON, the contents of the register 9000 are compared with the octal constant 075 and its
Range of S _l applicable		$\square 00 \sim \square 71$ (NOTE-1) results are set in the non-carry flag (654), carry flag (656), and zero flag (657).
_	ge of "n" icable	The contents of the register 000∿377 9000 remains unchanged after this operation. It has the timing similar to the
Operational condition		When the input signal in to the F-12 instruction. the ON state (not limited to the time changing from OFF to ON).
ion	Contents of S ₁	Unchanged Octal constant 0 0 1 1 1 1 0 1
After the operation	Flag	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

NOTE-1: $364\sim371$ is the special area. Refer to 8-2 [3] "Special relay"

NOTE-2: So long as the input signal is ON, comparison is done at every scan cycle. Refer to 9-5[4] "Operational condition".

NOTE-3: The error flag (655) is in 0 state at all times.

NOTE-4: State of the flag will be kept valid until the instruction that affects a next flag in that scan cycle is met. Refer to 9-5[5] "Data processing instruction and flag".

REFERENCE: Use an octal number in writing with the Fc12 instruction. Octal number can express any bit pattern and it does not need use of troublesome weight calculation. To compare with a BCD constant, convert it to an octal equiva

Represents 79 in the BCD notation.

| The state of the st

constant, convert it to an octal equivalent before writing it in the program.

F-13 AND registers AND (AND)

Symb	001		D	[Explanation] Instr. STR 002	
Function		The contents of the register S (8-bit data) are ANDed with the contents of the register D (8-bit data) and its result is stored in the register D.		When the input condition 002 changes from OFF to ON, the 8-bit contents of the register 9000	
Operation		S∩D→D		are ANDed with the 8-bit contents of the register 9002 and its	
_	ge of S icable	□00~□71 b000~b137 9000~9177	(NOTE-1)	result is stored in the register 9002. The contents of the register 9000 remains unchanged.	
Range of D applicable		□02~□71 b000~b137 9000~9177	(NOTE-1)	Before After operation operation 9000 0 1 0 1 0 0 1 1 Ditto 9000	
-	ational lition	At a rising signal (OFF	_	9002 1 0 1 1 1 0 0 1 0 0 0 1 0 0 0 1 9002	
	Contents of S	Unchanged		AND truth table	
the	Contents of D	Result		Symbol A B C 0 0 0	
After the operation	Flag	Unchanged		A - C 1 0 0 0 0 1 0 1 1 1 1	

NOTE-1: $\Box 64 \sim \Box 71$ is the special area. Refer to 8-2 [3] "Special relay".

Fc13 AND register with constant AND (AND)

Symbo		[C-40]			
L		Fc 13 n D	[Explanation] Instr. STR 001		
Funct	ion	An octal constant "n" is ANDed with the contents of the register D and its result is stored in the register D.	When the input condition 001 changes from OFF to ON, the octal		
Opera	tion	n ∩ D→D	constant 123 is ANDed with the contents of the register 9002 and its result is stored in the		
	of "n" cable	000∿377	register 9002. Before operation		
Range of D applicable		□02~□71 (NOTE-1) b000~b137 9000~9177	9002 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 1 0 9002		
-	Operational At a rising edge of condition signal (OFF to ON).		AND truth table		
			Symbol A B C		
			0 0 0		
the	Contents	D3-	A- 1 0 0		
1 (1	of D	Result			
After operal	Flag	Unchanged	1 1 1		
4 o					

NOTE-1: $\Box 64 \sim \Box 71$ is the special area. Refer to 8-2 [3] "Special relay".

F-14 OR registers OR (OR)

Symb	ool	F-14 S D	[Explanation] Instr. STR 002
Function		The contents of the register S (8-bit data) are ORed with the contents of the register D (8-bit data) and its result is stored in the register D.	When the input condition 002 changes from OFF to ON, the 8-bit contents of the register 9000 are ORed with the 8-bit contents
Operation		SUD→D	of the register 9002 and its result is stored in the register
	ge of S licable	□02~□71 (NOTE-1) b000~b137 9000~9177	9002. The contents of the register 9000 remains unchanged. Before After
. ~	ge of D icable	□00~□71 (NOTE-1) b000~b137 9000~9177	operation operation 9000 0 1 0 1 0 0 1 1
	ational lition	At a rising edge of signal (OFF to ON).	
	Contents of S	Unchanged	OR truth table
the	Contents of D	Result	Symbol A B C 0 0 0
After the operation	Flag	Unchanged	A C 1 0 1 0 1 1 1 1 1 1

NOTE-1: $364 \sim 371$ is the special area. Refer to 8-2 [3] "Special relay".

Fc14 OR register with constant OR (OR)

01
23 02 al
•
ation 1 1 900
T - 1
C
0
1
1
1


NOTE-1: $364 \sim 371$ is the special area. Refer to 8-2 [3] "Special relay".


F-30 MCS. Set master control (Master Control Set)

F-31 MCR


Reset master control (Master Control Reset)

MCS and MCR should be used when the circuit after the common operational condition is branched to multiple number of outputs.





(1) In the case of the relay board (2) In the case of MCS and MCR




(3) In the case of MCS and MCR are used

When the F-30 (MCS) instruction is programmed, the contents of the accumulator is stored in the CPU internal register, and operations for successive instructions are ANDed with the contents of the CPU internal register until the F-31 (MCR) instruction is reached. The F-31 (MCR) instruction indicates the range of AND operation applied.


It will help simplify the program when the command operational condition indicated in the block is complicated or many branches are set after the common operational condition.

NOTE-1: Do not directly connect the F-30 (MCS) derived bus line with OUT, TMR, and CNT instructions and application instruction.

(1) In the case of the $\,$ (2) MCS, MCR prohibited program



It must be program, in the following manner.




NOTE-2: The F-31 (MCR) instruction is an unconditional instruction.



It prohibits the program like shown above.

Another MCS may be used in-between MCS and MCR.





The relay board ladder chart shown in left can be programmed in the following manner using MCS and MCR. However, there may be a need of changing the program sequence as in the example. (*)

Instructi	Lon		
STR F-30	000		
STR SOUT SOUT SOUT STR STR STR	001 020 006 024 002	}:	*
STR OUT STRNOT OUT STR OUT F-31	003 021 004 022 005 023		


The F-31 (MCR) instruction indicates the termination of the preceding F-30 (MCS) instruction; ① and ② in the example.

NOTE-3: The desired circuit would not be established if programmed in the following way.





NOTE-4: Although it is possible to insert MCS as many times as required between MCS and MCR*, the operational range of MCS terminates with MCR marked with an asterisk.



NOTE-5: CNT, F-60, and F-62 instructions can set the reset condition to ON-reset or OFF-reset in the system memory #202. In the case of OFF-reset, it is reset by MCS.

F-40 End instruction END. (END)

The F-40 instruction indicates the end of the program. As it has the highest priority, it will be effective even if existing between F-41 (JCS) and F-42 (JCR) so that it makes the user program terminated.


There is no need of writing the END instruction necessarily, except for the following cases, because it will be automatically set in the last address of the program memory when the memory is cleared after specifying the program memory capacity.

(1) To accelerate the scan time

The scan time is I/O processing time plus the user program execution time. The user program execution time is the total time required to execute all instructions from the program address 0000 to the END instruction. The location of the END instruction automatically written after memory clear is 3577.

Assume now if the last address is 2777 (1536th word) when the ladder chart has written by the programmer upon completion of designing, 3000 \sim 3576 are padded with NOP instructions with the END instruction in 3577, so that unwanted time has to be consumed for execution of NOP instruction (1.09 microsecond per word). If F-40 is written in 3000, it accelerates the processing time without executing those unwanted NOP instructions and the control can proceed to a next scan cycle after terminating the user program relatively faster.

010




(2) To perform partial program execution during trial run By inserting the F-40 instruction at an end of a sequence block, you will be able to execute only the required portion of the program. If the result was successful, that F-40 then must be deleted.

- NOTE-1: A multiple number of F-40 may exist when memory is added or the END instruction is written in (2). In this case, the user program terminates at the first F-40. So, it is a must to check the location of the END instruction before going into the actual operation.
- NOTE-2: The F-40 (END) instruction is unconditional, and it prohibits the following kind of programming.




F-41 Set jump control
JCS (Jump Control Set)
F-42 Reset jump control
JCR (Jump Control Reset)

When the F-41 (JCS) condition is OFF, all instructions except the END instruction before the F-42 (JCR) instruction are not executed. Therefore, even if there was an instruction by which the result of the OUT, TMR, CNT, MD, or application instruction is stored in the data memory, it does not change the contents of the data memory, and it retains the state at the time of JCS condition is ON.



NOTE-1: Attention must be paid to the TMR internal clock (0.1-second clock), CNT counter input and application instruction input condition (that which the operation takes place with OFF to ON change in the input condition), and F-41 (JCS) condition ON/OFF timing.



Operation takes place at a rising of 1 because the JCS condition is ON.

Operation does not take place at a rising of ② because the JCS condition is OFF.

Operation does not take place at a rising of ③ because the JCS condition is OFF.


The JCS condition turns to ON while ③ is ON, but operation does not take place as it does not recognize that the input condition has changed from OFF to ON, because the input condition is ON with which the JCS condition of ④ changes from ON to OFF and the input condition is ON with which the JCS condition of ⑥ changes from OFF to ON.


Operation does not take place at a rising of ④ because the JCS condition is OFF.

The JCS condition becomes ON while 4 is ON.

Operation takes place immediately after the JCS condition of © changes from OFF to ON because the input condition is OFF with which the JCS condition of ® changes from ON to OFF and the input condition is ON with which the JCS condition of © changes from OFF to ON.


- NOTE-2: Operation does not take place if the JCS condition is OFF when there is a flag effecting instruction between F-41 (JCS) and F-42 (JCR). But, flags, 654 through 657, are cleared.
- NOTE-3: The END instruction will be executed regardless whether the JCS condition be ON or OFF, if there was a F-40 (END) instruction between F-41 (JCS) and F-42 (JCR), and the user program execution is terminated and the control proceeds to a next scan cycle.
- NOTE-4: F-41 (JCS) and F-42 (JCR) can be nested between F-30 (MCS) and F-31 (MCR). However, as MCS has higher priority than JCS, it assumes the state when the MCS condition is OFF (OFF for such as the output relay and reset for such as TMR), when the MCS condition changes to OFF.







NOTE-5: It is not permitted to insert another F-41 and F-42 between F-41 (JCS) and F-42 (JCR). It will indicate "JCS ERROR" on the ZW-10PG1 programmer during program check, if such a program was written.

NOTE-6: The following kind programming is not possible as F-42 (JCR) is an unconditional instruction.



F-43 Complement bit (ComPLement)






Instruction
STR 010
AND 040
F-43
OUT 020


Results from the STR instruction to the F-43 instruction are complemented and sent to the output relay $0\,2\,0$.

Use of F-4.3 permits to obtain the complemented output without the use of auxiliary contact.


- NOTE-1: The F-43 instruction may be used for a single or multiple number of contacts.
- NOTE-2: Pay attention to it that the following programs (a) and (b) will not produce the same result because the F-43 instruction is the instruction that complement the contents of the accumulator.



F-44 Differentiate at ON





NOTE-1: Note that a different result is produced when the sequence of the F-44 program is changed in the above ladder chart. (Identical in the case of F-45.)




NOTE-2: F-44 condition may be a single or multiple number of contacts.

NOTE-3: F-44 is the instruction that produces the signal that turns ON for a period of one scan time by detecting an OFF to ON change in the contents of the immediate accumulator.






The accumulator goes ON for the scan cycle that Oll changed from OFF to on.



In the above example, a differential signal is not issued even if 010 has changed from OFF to ON when 011 is ON, because 010 is ANDed by the AND STR instruction.




Differentiate at OFF



NOTE-1: You may use differential instruction (F-44,F-45) required in your program unless 510 times. When differential instruction are used over 511 times, "Memory failure" is displayed.


NOTE-2:


NOTE-2: Use of the F-45 instruction may sometimes generate one scan time pulse at the operation immediately following program writing, that is, when the address of F-45 instruction is changed because of program insertion or deletion.



Output (021) turns ON if input (000) is OFF at the start of operation immediately after write of program.

NOTE-3: F-45 is the instruction that produces the signal that turns ON for a period of one scan time by detecting an ON to OFF change in the contents of the immediate accumulator.







In the above example, differentiate signal is not issued even if 010 changed from ON to OFF when 011 is OFF, because 010 is ANDed by the AND STR instruction.

F-52 →7SEG Decode to 7-segment data

Symbol	F-52 S D	
Function	The low order 4-bit data in registers S are decoded into 7-segment display data.	
Operation	S→D	
Range of S applicable	□00~□71 (NOTE-1) b000~b137 9000~9177	
Range of D applicable	□02~□71 (NOTE-1) b000~b137 9000~9177	
Operational condition	At a rising edge of signal (OFF to ON).	
Contents	Unchanged	
After the of D contents of D Flag	Result (Refer to "7- segment decoder chart") Unchanged	



When the input condition 001 changes from OFF to ON, the low order 4 bits of the register 9000 are decoded into the 7-segment display data. See "7-segment decoder chart" relation between input data and display output.




NOTE-1: $\Box 64 \sim \Box 71$ is the special area. Refer to 8-2 [3] "Special relay".

NOTE-2: $D_0 \sim D_6$ of the output data correspond to a \sim g of the 7-segment display. D_7 remains "0" at all times.

7-segment decoder chart

00001111



01110001



F-55 Swap high order 4 bits with low order 4 bits SWAP (SWAP)

Symbol Function	High order 4 bits are	[Explanation]	
	swapped with low order 4 bits of the register S and stored in the	9001	
register D.		When the input condition 001	
Operation	S→D	changes from OFF to ON, high order 4 bits are swapped with low order 4 bits of the register 9000 and its result is stored in the register 9001. The contents of the register 9000, however, remains unchanged. Before operation After operation	
Range of S applicable	□00~□71 (NOTE-1) b000~b137 9000~9177		
Range of D applicable	□02~□71 (NOTE-1) b000~b137 9000~9177		
Operational condition	At a rising edge of signal (OFF to ON)	9001 × × × × × × 9001 1 1 1 1 0 0 0 0	
e d Contents of S	Unchanged	×: Don't care	
Aft Contents Contents	Result		
₹ o Flag	Unchanged		

NOTE-1: $364 \sim 371$ is the special area. Refer to 8-2 [3] "Special relay".

NOTE-2: F-55 becomes valid in the following case.

With the F-52 (7SEG decode) instruction, the low order 4 bits are decoded into the 7-segment display data. To make display of more digits on the display, the high order 4 bits need to be swapped with the low order 4 bits, then F-52 should be executed.


F-60 Shift register bidirectional SFR. (Forward/Backward ShiFt Register)


Symbol	① F-80 P/8 SFR	^D 3	Data input	ıt	it
Function	The 8-bit data in the register S are shifted to high order or low order bit positions according to the shift direction input of ①.				
Operation	° Shift direction input is ON: Carry 656 Register D Shift direction input is OFF: Data input Register D Carry 656 Data input Register D Carry 656				
Range of D applicable	□02~□71 (NOTE-1) b000~b137 9000~9177				
Operational condition	When the reset input $\textcircled{4}$ is OFF, bits are shifted at a rising edge of the shift input $\textcircled{3}$.				
Contents of D	° Result is contained when the reset input ④ is OFF. ° All bits are reset to OFF when the reset input ④ is ON.				
After to operation of the second seco	Reset input 4	Non-carry 654	Error 655	Carry 656	Zero 657
Af	OFF ON	1 or 0 0	Ù	0 or 1	0 or 1 0


NOTE-1: $364 \sim 71$ is the special area. Refer to 8-2 [3] "Special relay".

NOTE-2: By setting the reset condition in the system memory (#202), it permits to reset with OFF.


NOTE-3: State of the flag will be kept valid until the instruction that affects a next flag in that scan cycle is met. Refer to 9-5[5] "Data processing instruction and flag".









When shift input 0000 changes from OFF to ON, data are shifted in the following manner depending on the state of the shift direction input 012.




	Carry		
Input condition	9000(before oper.) 9000(after oper.) Non-carr 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 654	ry Carry 656	Zero 657
4012 0	000000000000000000	0	•
0100 0		0	0
0000 f	0 • 0 0 • 0 0 • 0 0 • 0 0 0 0 0	•	0
4013 0	0000000 0000000 0	•	•
4012	00000000000000000	. 0	•
0100 0		0	0
0000 f	●000●000 000●0000 0	•	0
4013 0	● ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○	•	•
4012 O 0100 •		. 0	0
0000 J 4013 O	000000000000000000000000000000000000000	•	0
4012 • 0100 •	0 • 0 0 0 0 0 0 0 0 0 0 0 0 •	0	0
0000 f 4013 0	●000●000000000● 0	•	0
4013 ●	000000000000000000000000000000000000000	0	0
° Error fla	g (655) is OFF at all times.	0 0 FF	• ON
-			

REFERENCE: When $\exists . \times \times$ is assigned for the register D, it allows to constitute a n-bit (n<8) shift register.








NOTE-1: Data are shifted in 404 $\,^{\circ}$ 407.

NOTE-2: When all of 400 through 407 are 0, the zero flag turns to 1. The following program must be used to check if 400 $\,^{\circ}$ 402 are 0.



by ANDing this way, $403 \sim 407$ are masked (all 0).

F-62 U/D CNT Set up/down counter (Up/Down CouNTer)

Crrmi	201		
Syml	201	① F-62 U/D D O CNT ① Up/down counter direction input ② Counter input ③ Reset input	[Explanation] Instr. 010
Func	ction	The contents of the register D (BCD 2 digits) are added (① ON) or subtracted (① OFF), according to the up/down counter direction input.	<pre>(*c) (*a):Up/down counter direction (*b):Counter input (*c):Reset input When the reset input Oll is OFF, it permits to count, if set to ON reset mode.</pre>
Oper	ration	① Up/down direction input is ON: <d>+1→D ① Up/down direction input is OFF: <d>-1→D</d></d>	When the up/down counter direction input 010 is ON, it acts as an incremental counter. When OFF, it acts as a decremental counter. If the contents of 9000 were
	applicable b000~b137 and no counter operation ta 9000~9177 place. (7F in the example)		the error flag (655) turned ON and no counter operation takes place. (7F in the example)
	rational lition	At a rising of the counter input ② (OFF to ON) when the reset input ③ is OFF.	(*d) (*e) (*f)
	Contents of D	° Result (BCD code) is contained when the reset input ③ is OFF. ° All bits are OFF when the reset input ③ is ON.	(*g)
After the operation	Flag	(†) Result a b c d 99+1→00 0 0 1 1 0N 00√98+1 1 0 0 0 Other than BCD 0 1 0 0 01-1→00 1 0 0 1 0FF 02√99-1 1 0 0 0 0ther than BCD 0 1 0 0 0ther than BCD 0 1 0 0 01-1→00 1 0 0 0 0ther than BCD 0 1 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0	l scan time, max. Valid until a flag affecting instruction is met in the program. (*d):Up/down counter direction (*e):Counter input (*f):Reset input (*g):Register (*h):Non-carry flag (*i):Error flag (*J):Carry flag (*k):Zero flag
		b:Error 655 c:Carry 656 d:Zero 657	

- NOTE-1: ☐64~☐71 is the special area. Refer to 8-2 [3] "Special relay".
- NOTE-2: By setting the reset condition in the system memory (#202), it is possible to reset by OFF.
- NOTE-3: State of the flag will be kept valid until the instruction that affects a next flag in that scan cycle is met. Refer to 9-5[5] "Data processing instruction and flag".

F-70 Transfer n-byte in batch (FILE)

Sym	bol	F-70 n S D	[Explanation] Instr.	
Fun	ction	A n-byte octal data from the register S to the register S+n-1 are transferred in batch to the n-byte area beginning from the register D to D+n-1.	When the input condition 001 changes from OFF to ON, 040(8) bytes data (32 bytes in decimal)	
Ope	ration	$S, \dots S+n-1 \rightarrow D, \dots D+n-1$	in register 9000 through 9037 are transferred in batch to the 32	
1	ge of "n" licable	000\200(8) (To be 128 bytes, if 000.)	bytes area of 9100 through 9137 The contents of registers, 9000 \sim 9037, remain unaffected.	
,	ge of S licable	□00~□71 (NOTE-1) b000~b137 9000~9177	Before operation After operation	
-	ge of D licable	□02~□71 (NOTE-1) b000~b137 9000~9177	9001 4 5 9101	
_	rational lition	At a rising edge of input signal (OFF to ON).		
,	Contents of S-S+n-1	Unchanged		
a	Contents	Contents of the		
the	of D	register S		
r ati	Contents	Contents of the		
After the operation	of D+1	register S+l	,	
£ .	Contents	Contents of the		
	of D+n-1	register S+n-l		
	Flag	Unchanged		


NOTE-1: $\Box 64 \sim \Box 71$ is the special area. Refer to 8-2 [3] "Special relay".

NOTE-2: Use an octal number within a range of 000 to 200 to represent the size of transfer bytes "n".


Though it is possible to use such as 300(8) in terms of programming, it will be taken for 100(8) as the bit in 2^7 is disregarded.

Also, programming "n" to 000(8) will be assumed for 200(8) and executed.


NOTE-3: If "n" and "D" are set over the register area (102v171, b000vbl37,9000v9177)below expressed, the source is transfered to the register area untill the end of block.



NOTE-4: If "n" and "D" are set over the register area ($300\sim371$, b000 \sim b137,9000 \sim 9177) below expressed, the source which is over the register is transferred to p as data "0".



NOTE-5: It would be possible to program "n", S, and D that the source may overwrite the destination.




F-71 Transfer octal constant in batch CONS (CONStant)

				· · · · · · · · · · · · · · · · · · ·
Symb	bol	F-71 n D1 D2	[Explanation]	Instr. STR 001
Func	ction	An octal constant "n" is transferred in batch from the register D_1 to the register D_2 .	[CONS	9000 9000 9037
Oper	ration	$n \rightarrow D_1, \dots, D_2$ $n=000^377(_8)$	77(8) constant 000 is transferred in	
_	ge of "n" licable	000∿377(₈)	batch from register 9037.	
_	ge of D _l Licable	□02~□71 (NOTE-1) b000~b137 9000~9177	Before operation 9000 ×××××××× 9001 ××××××××	After operation 0 0 0 0 0 0 0 0 0 0 000
_	ge of D ₂ Licable	□02~□71 (NOTE-1) b000~b137 9000~9177	9037 × × × × × ×	0 0 0 0 0 0 0 9037
-	rational lition	At a rising edge of input signal (OFF to ON).	Vk. a. dianakan da nabanada a na	tion of construction that the all and condition
After the operation	Contents of D ₁ Contents of D ₁ +1 Contents of D ₂ +1 Contents of D ₂	Constant n		
	Flag	Unchanged		

NOTE-1: $\Box 64 \sim \Box 71$ is the special area. Refer to 8-2 [3] "Special relay".

NOTE-2: No operation takes place if D_1 or D_2 was programmed in such way as to extend over another register area (300 \sim 371,b000 \sim b137,9000 \sim 9177).



NOTE-3: Address designation of D_1 smaller than D_2 will not execute the program.

§ 10 How to use support tools

10-1 Programmer (ZW-10PG1)




Major facility

- Instruction words programming
- Change of preset or current value
- CMT transfer
- Program check

■ Connection with the base module

The programmer interfacing connector of the base module must be connected with the connector of the programmer (ZW-101PG1) using adapting cable for support tool (ZW-10C3).

In addition to this, ZW-10C3 must be connected with AC adapter (ZW-10AC) which provides the power supply for ZW-101PG1.



Note-1: Please be sure to use ZW-10AC for ZW-10C3.

If another AC adapter is used, ZW-101PG1 will be destroyed.

■ Cautions on the operation

General information on the ZW-101PG1's operation is expressed on the operation manual.

ZW-101PG1 regards W10 as W16/51 (2.5kW).

Please observe these cautions expressing below before the operation.


• Programming

- (1) Adress 3600-4777 are always displayed NOP state. You cannot enter any program in this area.
- (2) When a basic instruction with exclusive w16/51's number(*) is entered, the display of data display area is disappear.
 - (*) Relay number : 4000, 7000, etc.

 TMR,CNT number: 100, 177, etc.

 These number are not available for W10.

(Example-1)



(3) When an exclusive W16/51's register (2700,b300,9300,etc.) is entered, data display area displays 3777.



(4) When an exclusive W16/51's application instruction (F-05,F-15,etc.) is entered, entered one word is displayed as F-99.

(Example-4)

FUN	5	ENT
-----	---	-----

0006 F-99

However, when F-20(MD) is entered, "M-99 0"(same meaning with F-99) is displayed.

(Caution)

When you change to "RUN" mode (Monitor, change) afte the operation of (2),(3),(4) expressed above, memory failure will occur.


These memory failured adress is stored at system memory #054 and #055. (Example)

In case of memory failure on adress 1234

• Monitor

Every exclusive W16/51's data memory area (4000, ⊐700,etc.) are always clear. So you can not set/reset or change the current value on these data memory.

10-2 Ladder processor (Z-100LP1)



Major facility
•Ladder programming
•Instruction words programming
•Monitor
•On-line transfer
•CMT transfer
•Printout

■Connection with the base module

The programmer interfacing connector of the base module must be connected with the connector for ZW-501CU of Z-100LPl using the adapting cable for support tool (ZW-10C3).

■ Cautions on the operation

General information on the Z-100LP1's operation is expressed on the operation manual.

Please setup the mode expressing below.


Model : W16/51

Memory capacity: 2.5kW

- (1) In case of on-line transfer from Z-100LPl to W10, please be sure to enter "END" instruction (F-40) at adress 3577 before programming.
- (2) When some instructions exist at adress 3500-4777 of Z-100LPl, after the on-line transfer to W10, "Verify error" occur, but there is no problem on W10's running.
- (3) When exclusive W16/51's instruction (F-05,F-15,etc.) or data memory (⊐200,9300,etc.) are programmed and transfer to W10, "Memory failure" occur. This memory failured adress data is stored at system memory #054 and #055. (Please refer to 10-1 Programmer (ZW-101PG1))

- (4) You can not operate the CMT transfer between W10 and Z-100LP1 using ZW-10PG1, but ZW-101PG1 is available.
- (5) The facility of system memory (output retention) #203 is different between W16/51 and W10. So when you set "001" on #203 for W10, please neglect the display "Output retention 0010-0777".

10-3 Ladder processor II (Z-100LP2)



Major facility

- Ladder programming
- Instruction words programming
- Monitor
- On-line transfer
- CMT transfer
- Printout
- Loader transfer
- PROM writer transfer
- ∘ Edit

■ Connection with the base module

The programmer interfacing connector of the base module must be connected with the RS-422 connector of Z-100LP2 using the adapting cable for support tool (ZW-10C3).

■ Cautions on the operation

The operation of Z-1001p2, Z-1LP2EM (Expansion module) are expressed on each manuals.


Please setup the mode below expressed.

Model : W16/51 memory capacity: 2.5kW

(1) In case of on-line transfer from Z-100LP2 to W10, please be sure to enter "END" instruction (F-40) at adress 3577 before programming.

- (2) When some instructions exist at adress 3600-4777 of Z-100LP2, after the on-line transfer to WlO, "Verify error" occur, but there is no problem on WlO's running.
- (3) When exclusive W16/51's instruction (F-05,F-15,etc.) or data memory (200,9300,etc.) are programmed and transfer to W10, "Memory failure" occur. This memory fdailured adress data is stored at system memory #054 and #055. (Please refer to 10-1 Programmer (ZW-101PG1))
- (4) You can not CMT transfer between W10 and Z-100LP2 using ZW-10PG1, but ZW-101PG1 is available.
- (5) The facility of system memory (output retention) #203 is defferent between W16/51 and W10. So when you set "001" on #203 for W10, Please neglect the display "Output retention 0010-0777".

10-4 CF Loader (ZW-100CF1)



Major facility
•FD formatting
• Save
∘Verify
∘ Load
∘ Search
∘ Erase

■ Connection with the base module

The programmer interfacing connector of the base module must be connected with the rs-422 connector of z-100LP2 using the adapting cable for support tool (zw-10C3).

■ Cautions on the operation

The operation of ZW-100CFl is expressed on the operation manual. remote/loader select switch of ZW-100CFl is set at "Loader". ZW-100CFl regards W10 as W16/51 (2.5kW).

§11Programming Examples

11-1 Basic instruction applied circuit


[1] Ever-on circuit




- ° Because the special relay 666 is the contact that keeps OFF at all times, it makes the coil 020 always ON. If 020 has been programmed to the area which becomes OFF during halt, it can be used as the RUN indicator for the wlo when the programmable controller stops after a mode change to the program mode or as a result of self-diagnosis.
- NOTE-1: It is possible to use the system memory #203 for the output retain area during stop of the programmable controller. It has to be programmed in term of absolute address. When the system memory has been cleared, it goes into the state of 000(8) which makes all output units set in the retain in the stop state. (The system memory has been cleared when the programmable controller left the factory.)

[2] Circuit from which a single pulse is generated at power on






NOTE-1: No pulse is generated when the program sequence is changed.




- NOTE-2: No pulse is generated when 401 is in the keep function assigned area. (The keep function area is set in the system memory #200.) (Reason) 401 turns ON upon preceding power on and retains ON during a power failure time.
- NOTE-3: This pulse is used to clear registers at power on and to preset constants. The above program has to be written before the instruction by which register is cleared.

(However, \longrightarrow may be written any place after \longrightarrow .)

[3] Oscillation circuit




° ON and OFF are repeated at every scan.




This pulse is used for the basic clock of the blink circuit or operation start signal at every other scan.

NOTE-1: At which point of the scan cycle it changes from ON to OFF or OFF to ON depends on where the instruction is written in program steps. Caution is required when this pulse is to be used for the start signal of operation.




User program execution




When the operation © is executed in the scan cycle of the user program execution ①, the result of ⓐ executed in scan cycle one step before is used for the operation of © because ⓐ was not executed in this scan cycle.

[4] Rise edge differentiation




° When 000 changes from OFF to ON, 400 goes ON for a period of one scan time.




NOTE-1: Use of F-44 completes the operation by one instruction.

NOTE-2: No pulse is generated when the program sequence is changed.

[5] Fall edge differentiation




° When 000 changes from ON to OFF, 400 goes ON for a period of one scan time.




NOTE-1: Use of F-45 completes the operation by one instruction.

NOTE-2: No pulse is generated when the program sequence is changed.

[6] Self-hold circuit (with reset in priority)




° When the set input is turned ON once with the reset input in ON state (continuing in the ladder chart), the state is retained even after the set input went OFF, until the reset input is turned ON or power is turned off.




NOTE-1: When the data memory in the keep function assigned area is used for an output, the state immediately before a power failure can be retained, provided that the normally open contact is used for the external contact of the reset input and made AND NOT program-wise. If the normally closed contact is used for the external contact and AND is used by program, the self-hold will be reset when the input power supply is shut off before the power supply of the W10.

[7] Self-hold circuit (with set in priority)




- When the set input is turned ON once regardless of ON and OFF state of the reset input, the output is turned ON and the state is retained even after the set input gone OFF.
- Even if the reset input is turned OFF (non-continuing in the ladder chart) with the set input in the ON state, the output retains the ON state with reset being invalid.
- ° Output will be turned OFF when the reset is turned ON or power is turned off with the set input in the OFF state.




- NOTE-1: When the data memory in the keep function assigned area is used for an output, the state immediately before a power failure can be retained, provided that the normally open contact is used for the external contact of the reset input and made AND NOT program-wise.
- ° If the normally closed contact is used for the external contact and AND is used by program;
- ① IF the input power supply should shut off before the W10 power supply when a power failure is encountered while the set input is OFF, reset will be carried out even if the reset external contact is closed.

- ② If the input power supply should rise later than the W10 power supply when a power failure is restored while the set input is OFF, reset will be carried out even if the reset external contact is closed.
- [8] Priority circuit
- (a) In case input is a level signal




Input A or input B whichever comes first takes preference over the other and the input that follows will be treated invalid.



Input A comes first Input B comes first


NOTE-1: If the input A and input B went ON in the same scan cycle, the one appearing first in the program takes preference over the other.

(b) In case input is a pulse signal




o This signal is used for the output that should not turn ON at the same time (forward/reverse rotation of the motor and such).


[9] Alternate circuit





Each time the input goes ON, it makes the output inverted. It is possible to produce an alternate output when connected with the contact of the momentary switch.



° When this circuit is used repeatedly for n-times, it will constitute the divider circuit of n-stages.









- Our of F-60 enables to constitute the shift register by one instruction.
- ° To retain the shift state at a time of power failure, it becomes necessary to use the keep function assigned data memory area for 410 ∿ 414.

11-2 Timer application circuit

[1] On delay timer







- ° Output turns ON with a delay by the preset time after the input turns ON. If the input ON time is less than the preset time, the output would not turn ON.
- ° When the input turned OFF, it also makes the output turned OFF.
- NOTE-1: By means of the system memory #201, it would be possible to make choice whether the current value be reset or retained at a time of power failure.

#201 programmed
$$\begin{cases} 000(8) & \text{The current value is reset} \\ & \text{(the preset value is assumed).} \end{cases}$$
 The current value is retained.

- NOTE-2: If a power failure is met while the input is ON, the state of the output upon power recovery differs depending on how #201 was programmed.
 - (a) #201 is 000(8) Current value is reset After power recovery, the output turns ON with a delay by the preset time.
 - (b) #201 is 001(8) —— Current value is retained
 - (b)-1 If time was up before the power failure: After power recovery, the output turns ON in the first scan cycle.
 - (b)-2 If time was not up before the power failure: After power recovery, the output turns ON with a delay by the time of (preset value - current value at the time of power failure).







- ° Output turns OFF with a delay by the preset time after the input turns OFF. If the input OFF time is less than the preset time, the output would not turn OFF.
- ° When the input turned ON, it also makes the output turned ON.
- NOTE-1: If a power failure is met while the input is OFF with the timer input in the ON state, the state of the output upon power recovery differs depending on how #201 was programmed.
 - (a) #201 is 000(8) Current value is reset After power recovery, the output turns ON for a period of the preset time.
 - (b) #201 is 001(8) —— Current value is retained
 - (b)-1 If time was up before the power failure: The output would not turn ON after power recovery.
 - (b)-2 If time was not up before the power failure:

 After power recovery, the output turns ON for a period of (preset value current value at the time of power failure).

[3] On/off delay timer







The output turns ON with a delay of t_1 after the input has turned ON, and the output turns OFF with a delay of t_2 after the input has turned OFF.

If the input ON time (Ton) is smaller than the on delay preset time (t_1) , the output would not turn ON. If the input OFF time (Toff) is smaller than the off delay programmed time (t_2) , the output keeps its ON state.

NOTE-1: For state of the output at a time of power failure, refer to [2] "Off delay timer NOTE".


[4] One shot timer at the input rise edge (1)






- Of At rising edge of the input signal (OFF to ON), a pulse whose width is the preset time (t₁) is issued.
- If the input ON time (Ton) is smaller than the preset time (t_1) , the width of the output pulse will be Ton.

[5] One shot timer at the input rise edge (2)







At rising edge of the input signal (OFF to ON), a pulse whose width is the (preset time t₁+At) is issued.
Where, At is one scan time

Irrespective of the input ON time (Ton), the output pulse width of the output will be $t_1+\Delta t$.

[6] One shot timer at the input fall edge







° At falling edge of the input signal (ON to OFF), a pulse whose width is the preset time issued.

NOTE-1: When a power failure is met while the input is OFF, the output after power recovery may differ depending on how the system memory #201 was programmed.

- (a) #201 is $000(_8)$ —— Current value is reset After power recovery, the output turns ON for a period of the preset time.
- (b) #201 is 001(8) —— Current value is retained
 - (b)-l If time was up before the power failure: The output would not turn ON after power recovery.
 - (b)-2 If time was not up before the power failure: After power recovery, the output turns ON for a period of (preset value - current value at the time of power failure).


[7] One shot timer at rise/fall edge






- At rising and falling edge of the input, output signals (t1 and t2) are turned ON, respectively.
- This signal is used to detect a change in the state of the input.
- Also used to multiply input pulse frequency.


[8] On delay one shot timer







- The output having the pulse width of t₂ is issued with a delay of preset value t₁ from the rise edge of the input.
- $^{\circ}$ Change of the input during the time (t_1+t_2) is disregarded.


[9] Equispace pulse generation circuit







° While the input is ON, the pulse whose ON and OFF periods are equal (50% duty cycle) is issued. ON and OFF period may be set as desired using the TMR preset value (t_1). The pulse width shall be $t_1+\Delta t$. REFERENCE: The pulse having Δt for the ON period and t_1 for the OFF period can be obtained in a manner as described below.





[10] Duty variable pulse generator circuit (1)







When the input is ON, the pulse having $t_2+\Delta t$ for the ON period and t_1 for the OFF period is issued.

△:-- 1 scan time

[11] Duty variable pulse generator circuit (2)







° When the input is ON, the pulse having $t_2-t_1+\Delta t$ for the ON period and t_1 for the OFF period is issued.

NOTE-1: t_1 must be smaller than t_2 .


[12] Long time timer (1)






After the input turned ON, the output becomes ON with a delay of t_1+t_2 .

[13] Long time timer (2)






After the input turned ON, the output becomes ON with a delay of $(t_1+\Delta t)\times n$.


△t—l scan time

11-3 Counter applications


[1] Large capacity counter (1)




° When the preset value exceeds 1999, programming it in the above manner will realize the counter of the preset value $(n_1 \times n_2)$.



[2] Large capacity counter (2)




° It establishes the counter of the preset value (n_1+n_2-1) .




11-4 Data processing instruction applications

[1] Register clear




[2] Masking data




[°] Any desired bit is set to 0 out of an 8-bit data.

[3] Bit insertion




[°] Any desired bit is set to 1 out of an 8-bit data.

[4] Decomposition of a number




- ° A 2-digit BCD number received from the input unit is decomposed into single digit numbers and stored in separate register. In the example, low order 4 bits of ⊃.00 are transferred to 9000 and high order 4 bits to 9100.
- ° If two digits are used for input unit in inputting multiple number of l-digit BCD numbers, it saves output units.




(*a): (Low order 4 bits of \supset .00) (*b): (High order 4 bits of \supset .00)

[5] Composition of a number




- ° 1-digit BCD numbers in two registers are outputted to one output unit.

 In the example, low order 4 bits of 9000 and 9100 are outputted to \square . 04.
- ° If two digits are used for output unit in outputting multiple number of l-digit BCD numbers, it saves output units.




[6] Comparison with preset value




[°] The preset value must be programmed in an octal number.


(Ex-1) If the data in the register is a BCD number [preset value: 50(BCD]




(Ex-2) If the data in the register is a binary number [preset value: 50(binary)]



REFERENCE: To program the preset value in BCD and binary




[7] Window comparator




- ° When data is within the lower limit preset value and the upper limit preset value, it makes 401 turned ON. This can be used for grading the acceptable from the unacceptable item (GO/NO GO).
- ° In the above example, the upper limit preset value is set to $140(_8)$ (60 in BCD) and the lower limit preset value to $120(_8)$ (50 in BCD). It makes 401 turned ON when $60 \ge 3.00 \ge 50$.

[8] Comparator circuit having undetectable zone




When the output from the A/D converter is taken into the input unit, and compared a slight fluctuation in the analog signal makes the A/D converter output affected so that the comparison result by the sequencer may turn ON and OFF. Use of this program permits the comparison without influence by the fluctuation in the A/D converter low order bits.




on the above example, the high side preset value is set to 124(8) (54 in BCD) and low side preset value to 120(8) (50 in BCD). 401 turns ON when the contents of 3.00 (to be a BCD code) is equal to or larger than 54, but it retains the ON state until the contents of 3.00 becomes smaller than 50, once after it has turned ON.

[9] Timer that has multiple number of set points



By comparing the TMR current value with the preset value in the register (or input unit), it realizes the timer that has a multiple number of set points.




NOTE-1: The TMR current value is stored in the following format in b.××× anb b.×××+1.

Γ			7	6	5	4	3	,2	1	0
	۵	***	(×100)			(×10-1)				
L			-8-	-4-	.5.	71"	-8-	-4-	.5.	*11
Г		> ×××+1	7	6	5	4	3	3.	1	0
	Þ					(×102)		(1	01)	
L			OFF	OFF		1	8	4	2	1

With 1 in the bit of b. $\times\times\times+1$ marked with an asterisk (*), it makes the timer operated.

The octal constant 040 of the figure below is ORed by Fcl4 and 1 is inserted in the position of an asterisk.


[10] Obtaining the result by the signed absolute value



 $^{\circ}$ When subtraction of $<\!S_1\!>\,<\,<\!S_2\!>$ is done using F-11, the result will be obtained in complement.


(Ex): $1234 - 2612 \rightarrow 8622$ (complement of 10000).

° It should be programmed in the above manner to obtain the result in the signed absolute value. In this case, the result is $|S_1-S_2|=D$ and the negative sign (-) is outputted to 600.



- The carry flag is retained for the negative sign (-).
- BCD constant 00 is transferred to the register 9100.

[11] Timer current value external output



- o The current value of TMRQO stored in two bytes area of b.000 and b.001 are transferred to two bytes area of □. 06 and □. 07.
- Because TMR is counted down by the 0.1-second clock, 660 (0.1-second clock) is used for the input condition of F-70 and Fc13.
- $^{\circ}$ The current values of TMR and CNT are stored in data memory area $b.000 \sim b.137\,.$

See the table below for relation of TMR, CNT, and MD number vs b.xxx.

TMR, CNT	000	001	}	57
b, XXX	b. 000, b. 001	b. 002, b. 003		b136 b137

o In the case of TMR, the current values are stored in b.xxx, b.(xxx+1) in the following format.

(Number is treated in the BCD mode.)

	7	6	5	4	3	2	1	0
5 V V V	(×10°)			(×10 ⁻¹)				
b, XXX	"8	4	"2"	"1"	.8,	"4"	" 2"	"1"
5 (2 (2 (3))			* 1	×10²		(×1)	0')	
b(XXX+1)	OFF	OFF	ON	"1"	"8"	" 4"	. 2.	-1-

- *1: When reset is forced in the preset value change mode, it turns OFF.
- ° Because high order 3 bits of b.001 are other than the current value, they have to be masked when outputted externally. After transferring b.000 to □. 06 using F-70 and b.001 to □. 07, high order 3 bits of □. 07 are masked by Fc13.



- ° The current value of TMR00 stored in two bytes area of b.000 and b.001 are transferred to two bytes area of □. 06 and □. 07.
- Because TMR is counted down by the 0.1-second clock, 660 (0.1-second clock) is used for the input condition of F-70 and Fc13.
- $^{\circ}$ The current values of TMR and CNT are stored in data memory area $b.000 \sim b.137$.

See the table below for relation of TMR, CNT, and MD number vs b.xxx.

TMR, CNT	000	001	57
b, XXX	b. 000, b. 001	b.002, b.003	b136 b137

o In the case of TMR, the current values are stored in b.xxx, b.(xxx+1) in the following format.


(Number is treated in the BCD mode.)

	7	6	5	4	3	2	1	0
h VVV		(×1	O°)			(×1	ا– 0)
b. XXX	"8"	"4"	Ω,	"1"	"8"	"4"	*2"	"1"
57777.4			* 1	×10²		(×1	ניס	
b(XXX+1)	OFF	OFF	ON	"1"	ΰ	"4"	"2"	"1"

- *1: When reset is forced in the preset value change mode, it turns OFF.
- Because high order 3 bits of b.001 are other than the current value, they have to be masked when outputted externally. After transferring b.000 to □. 06 using F-70 and b.001 to □. 07, high order 3 bits of □. 07 are masked by Fc13.



[12] Counter current value external output



- ° At a rising edge of the counter input (CNT counts down) or at a rising edge of the reset input (CNT is reset), the contents of b.020 and b.021 in which the CNT010 current value is stored are transferred to □. 06 and □. 07.
- ° In the case of CNT, the current value is stored in b.×××, b.(×××+1) in the following format.


(Number is treated in the BCD mode.)

	7	6	5	4	3	2	1	0
- VVV	(×10')			(×10°)				
b, XXX	"8"	4"	2"	"1"	"8"	4	"2"	"1"
5 4 V V V 1 4 3			* 1	(x10³)		(×1	(°0	
b.(XXX+1)	OFF	ON	ŐΝ	"1"	"8"	"4"	"2"	"1"


- *1: When reset is forced in the preset value change mode, it turns OFF.
- ° Because high order 3 bits of b.021 are other than the current value, they have to be masked when outputted externally. After transferring b.020 to \Box . 06 using F-70 and b.021 to \Box . 07, it is then masked by Fc13.



[13] Input of timer preset value from an external device



- The TMR preset value may be changed while the is running, using an external device such as the digital switch. In other words, the current value is changed from the external source.
- ° Connect the external switch such as the digital switch to \supset . 00 and \supset . 01.



When the preset switch changes from OFF to ON, the contents of \Box . 00 are transferred to 9000 and the contents of \Box . 01 to 9001.

- ° The following takes place when the start input changes from OFF to ON.
 - ① The contents of 9000 are transferred to b.020 and the contents of 9001 to b.021.
 - ② High order third bit of b.021 is set ON. (Fc14)

If this bit is OFF, it invalidates the external setup as the preset value in terms of program in TMR 10 (1999 in this example) is written again to b.020 and b.021.



- ° While the start input is ON, the current value transferred from the external device is subtracted at each 0.1 second. When the current value reaches 0, it makes the TMR contact set ON.
- When the start input turns OFF, the preset value in terms of program (1999 in this example) is set for the TMR current value and the TMR contact is turned OFF.


When the start input turns ON again, the preset value in terms of program (1999 in this example) is disregarded as the contents of the data memory 9000 and 9001 are transferred as the current value. (Make any value of 0 \sim 1999 programmed.)

- NOTE-1: If forced to reset by the programmer when the start input is ON, it makes the current value set to 0 and the TMR contact set ON.


 With the forced reset, the preset value in terms of program (1999 in this example) becomes the current value, not the preset value on the digital switch.
- NOTE-2: Even if the digital switch setup was changed while the start input is ON (timer in operation), it does not change the current value.

 The new preset value becomes effective is from a next time that the start input turned ON after it has gone OFF once.

[14] Input of counter preset value from an external device



- The CNT preset value may be changed while the W10 is running, using an external device such as the digital switch. In other words, the current value is changed from the external source.
- $^{\circ}$ Connect the external switch such as the digital switch to $\Box.$ 00 and $\Box.$ 01.



- ° The following takes place when the reset input changes from ON to OFF.
 - ① The contents of 9000 are transferred to b.040 and the contents of 9001 to b.041.
 - ② High order third bit of b.041 is set ON. (Fc14)

If this bit is OFF, it invalidates the external setup as the preset value in terms of program in CNTO20 (0000 in this example) is written again to b.040 and b.041.




- ° While the reset input is OFF, the current value transferred from the external device is subtracted each time the counter input changes from OFF to ON. When the current value reaches O, it makes the CNT contact set ON.
- When the reset input turns ON, the preset value in terms of program (0000 in this example) is set for the CNT current value and the CNT contact is turned OFF.

When the reset input turns ON again, the preset value in terms of program (0000 in this example) is disregarded as the contents of the data memory \supset . 00 and \supset . 01 are transferred as the current value. (Make any value of 0 \sim 1999 programmed.)


- NOTE-1: If forced to reset by the programmer when the reset input is OFF, it makes the current value set to 0 and the CNT contact set ON.


 With the forced reset, the preset value in terms of program (0000 in this example) becomes the current value, not the preset value on the digital switch.
- NOTE-2: Even if the digital switch setup was changed while the reset input is ON (counter in operation), it does not change the current value. The new preset value becomes effective is from a next time that the reset input turned ON after it has gone OFF once.

[15] Synchronous type FIFO stack register



(16) Scan time display





\$12 Maintenance and Inspection

12-1. Routine maintenance

[1] Check items

In the following table are listed routine check items that required to be checked for operating W10 under an optimum condition.

1) General items

Item	Contents	Criterion	Note
Ambient	Check if it is within a	0~+50℃	
temperature	range specified in the		
Ambient	specification.	35~90%RH	
humidity	(In the case of in-panel		Free of
Ambient air	instrallation, the temperature	Free of	moisure
	inside the panel becomes the	Corrosive gas	condensation
Vibration	ambient temperature.)	Not permitted	
Impact		Not permitted	

. 2). Main unit

Item	Contents	Criterion
Input power	Make voltage measure on the	85~132VAC
source	terminal board to check if the	
:	input voltage is within a range	
1	of the given rating.	
Main unit	Visually observe the FAULT lamp.	Must be off.
FAULT lamp	·	
Battery	Check if the battery date is not	Must be within the
	expired,	effactive period.
Installed	Check if the main unit is firmly	Free of looseness
conditions	secured,	
	Check for any loosened screw,	Free of looseness
	Check if connector of expansion	Must be in firm
	or link is firmly engaged.	engagement.

3) Expansion unit

Item	Contents	Criterion
Installed condition	Check if expansion unit is firmly engaged.	Free of looseness
	Check for loosened any screw.	Free of looseness.
	Check if connector of	Must be firmly
	expansion cable is firmly	engaged.
	engaged to expansion connector.	

4) I/O module of main unit or expansion unit

Item	Contents	Criterion	Note
Input power	Check if the supply	100VAC input module	ZW — 28M114
source or	voltage to every I/O	132VAC	ZW-28M111
output power	module of main or		ZW-28N1S4
source	expansion unit is		ZW-28N1S1
	within the range	DC input module	ZW-28M124
	specified in the	24VDC	ZW-28M122
	spacification.		ZW-28N2S4
	:		ZW— 14N2S4
			ZW 28N2S2
		100VAC output module	ZW — 28M111
		15~121VAC	ZW — 28N1S1
		DC output module	ZW — 28M122
		10~30VDC	ZW — 28N2S2
		Relay contact output	ZW — 28M124
		AC : 250VAC, max.	ZW-28M114
		DC : 30VDC, max.	ZW-28N2S4
			ZW—14N2S4
			ZW — 28N1S4

5) Others


Verify the program on the cassette tape, PROM, or floppy disk (FD) with the program currently in operation.

12-2. Error check

ET	ror check		
_	Fault condition	Estimated cause	Procedure
*	POWER" LED is ON	Wrong connection of cable between power supply board and CPU board	Connects firmly,
	Special relay 670 is ON.	Parity error, exists undefined	or replace ROM
	Special relay 671 is ON.	Circuit fault Element fault	Replace main unit
is ON.	Special relay 672 is ON,	(1) Battery fault (2) Circuit fault, element fault.	Replace battery Replace main unit
FAULT" LED i	Special relay 673 is ON.	(1) Connection error of expansion cable or loop back connector.	Connects firmly or exchange cable.
(Z .		(2) A change of connection (3) Circuit error, element error	Restart Replace unit
	Special relay 674 is ON.	(1) Wrong connection of cable between main unit and optional unit	Connects firmly
		(2) Circuit error, element	Replace unit
0u t	put is not ON (OFF).	(1) Program error (double out or etc)	Program correction
		not match load one.	Reexamine load spe cification and then add dummy resistor.
		not available.	Supply power source. Step—up voltage.
			Replace unit

(Continued)		1.075*****
Input is not ON (OFF).	(1) Wrong connection of external wiring	Wire correctly.
	(2) Low voltage of external input power supply	Step—up voltage.
	(3) Circuit error, element	Replace unit.
Support tool does not work.	(1) Wrong connection between main—unit and support tool	Connects firmly.
	(2) Device mode (in case of ZW-10PG1 operation)	Reset device mode.
	(3) Circuit error, element error.	Replace programmer or main unit.

Shown next are basic error check procedure.



Unit check procedure

 $\begin{array}{c} \text{Yes} \\ \longrightarrow \text{ Proceed to the parity error} \end{array}$ Check if the special relay 670 is ON. check procedure. Yes → Replace main unit. Check if the special relay 671 is ON. 1 No $\overset{\text{Yes}}{\longrightarrow} \text{ Proceed to the battery check}$ Check if the special relay 672 is ON. ↓ No procedure. Yes \rightarrow Proceed to the I/O error check Check if the special relay 673 is ON. ↓ No procedure. Yes Check if the special relay 674 is ON. Proceed to the link error check procedure.

